IP Library › Granted Patent US 12,575,081
Granted Patent B2
US 12,575,081 · App. 17/929,422 · Granted Mar 10, 2026

Semiconductor device and semiconductor memory device that include an oxide semiconductor layer provided between a first electrode and a second electrode

Inventors: Masaya Toda (Yokkaichi, JP); Tomoki Ishimaru (Yokkaichi, JP); Ha Hoang (Kuwana, JP); Kota Takahashi (Yokkaichi, JP); Kazuhiro Matsuo (Kuwana, JP); Takafumi Ochiai (Kuwana, JP); Shoji Honda (Kuwana, JP); Kenichiro Toratani (Yokkaichi, JP); Kiwamu Sakuma (Yokkaichi, JP); Taro Shiokawa (Nagoya, JP); Mutsumi Okajima (Yokkaichi, JP)
Assignee: Kioxia Corporation
H10B12/30H10B12/20H10B12/31H10D30/6728H10D30/6735H10D30/6736H10D30/6755H10D30/6756H10D30/6757H10D64/683H10D64/685
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,575,081
App. No.
17/929,422
Granted
Mar 10, 2026
Kind
B2
Abstract

A semiconductor device of embodiments includes: a first electrode; a second electrode; an oxide semiconductor layer provided between the first electrode and the second electrode; a gate electrode surrounding the oxide semiconductor layer; and a gate insulating layer provided between the gate electrode and the oxide semiconductor layer, spaced from the first electrode, and containing nitrogen (N). In addition, a first distance between the first electrode and the gate insulating layer in a first direction from the first electrode to the second electrode is smaller than a second distance between the first electrode and the gate electrode in the first direction.

Claims (53)

1 . A semiconductor device, comprising:

a first electrode;

a second electrode;

an oxide semiconductor layer provided between the first electrode and the second electrode, and the oxide semiconductor layer being in contact with the first electrode;

a gate electrode surrounding the oxide semiconductor layer;

a gate insulating layer provided between the gate electrode and the oxide semiconductor layer, the gate insulating layer spaced from the first electrode, and the gate insulating layer containing nitrogen (N); and

a first insulating layer provided between the first electrode and the gate insulating layer in a first direction from the first electrode to the second electrode,

wherein a first distance between the first electrode and the gate insulating layer in the first direction is smaller than a second distance between the first electrode and the gate electrode in the first direction.

2 . The semiconductor device according to claim 1 ,

wherein the first distance is larger than a thickness of the gate insulating layer.

3 . The semiconductor device according to claim 1 ,

wherein a difference between the second distance and the first distance is larger than a thickness of the gate insulating layer.

4 . The semiconductor device according to claim 1 ,

wherein the gate insulating layer includes a first region and a second region between the oxide semiconductor layer and the first region, and a nitrogen concentration in the first region is higher than a nitrogen concentration in the second region.

5 . The semiconductor device according to claim 4 ,

wherein the first region is provided between the first electrode and the second region in the first direction.

6 . The semiconductor device according to claim 4 ,

wherein the first region contains silicon nitride, and the second region contains silicon oxide.

7 . The semiconductor device according to claim 4 ,

wherein a thickness of the second region is larger than a thickness of the first region.

8 . The semiconductor device according to claim 1 ,

wherein the gate insulating layer is in contact with the second electrode.

9 . The semiconductor device according to claim 1 ,

wherein the gate insulating layer is spaced from the second electrode.

10 . The semiconductor device according to claim 1 ,

wherein, in a cross section parallel to the first direction, a length of an interface between the first electrode and the oxide semiconductor layer in a second direction perpendicular to the first direction is shorter than a length of an interface between the second electrode and the oxide semiconductor layer in the second direction.

11 . A semiconductor memory device, comprising:

the semiconductor device according to claim 1 ; and

a capacitor electrically connected to the first electrode or the second electrode.

12 . A semiconductor device, comprising:

a first electrode;

a second electrode;

an oxide semiconductor layer provided between the first electrode and the second electrode, and the oxide semiconductor layer being in contact with the first electrode;

a gate electrode surrounding the oxide semiconductor layer;

a gate insulating layer provided between the gate electrode and the oxide semiconductor layer, the gate insulating layer spaced from the first electrode, the gate insulating layer including a first region and a second region between the first region and the oxide semiconductor layer, and a nitrogen concentration in the first region being higher than a nitrogen concentration in the second region; and

a first insulating layer provided between the first electrode and the gate insulating layer in a first direction from the first electrode to the second electrode.

13 . The semiconductor device according to claim 12 ,

wherein the first region is provided between the first electrode and the second region in the first direction.

14 . The semiconductor device according to claim 12 ,

wherein the first region contains silicon nitride, and the second region contains silicon oxide.

15 . The semiconductor device according to claim 12 ,

wherein a thickness of the second region is larger than a thickness of the first region.

16 . The semiconductor device according to claim 12 ,

wherein the first distance between the first electrode and the gate insulating layer in the first direction is larger than a thickness of the gate insulating layer.

17 . The semiconductor device according to claim 12 ,

wherein the gate insulating layer is in contact with the second electrode.

18 . The semiconductor device according to claim 12 ,

wherein the gate insulating layer is spaced from the second electrode.

19 . The semiconductor device according to claim 12 ,

wherein, in a cross section parallel to the first direction, a length of an interface between the first electrode and the oxide semiconductor layer in a second direction perpendicular to the first direction is shorter than a length of an interface between the second electrode and the oxide semiconductor layer in the second direction.

20 . A semiconductor device, comprising:

the semiconductor device according to claim 12 ; and

a capacitor electrically connected to the first electrode or the second electrode.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2023
From: TODA, MASAYA; ISHIMARU, TOMOKI; HOANG, HA; TAKAHASHI, KOTA; MATSUO, KAZUHIRO; OCHIAI, TAKAFUMI; HONDA, SHOJI; TORATANI, KENICHIRO; SAKUMA, KIWAMU; SHIOKAWA, TARO; OKAJIMA, MUTSUMI
To: KIOXIA CORPORATION
Reel/Frame 063412/0885 →
Priority Claims (1)
JP 2022-047567 · Mar 23, 2022 · national
Continuity (1)
Related Publication 20230328957A1 · Oct 12, 2023
References Cited (15)
US 7566620B2 · Abbott · 2009 [cited by applicant]
US 7635630B2 · Bhattacharyya · 2009 [cited by applicant]
US 10790396B2 · Sawabe et al. · 2020 [cited by applicant]
US 11349033B2 · Ishimaru · 2022 [cited by examiner]
US 11430886B2 · Sato · 2022 [cited by examiner]
US 11462542B2 · Wada · 2022 [cited by examiner]
US 11672110B2 · Doornbos · 2023 [cited by examiner]
US 20190296155A1 · Sawabe et al. · 2019 [cited by applicant]
US 20200006350A1 · Zhang · 2020 [cited by examiner]
US 20200185396A1 · Juengling · 2020 [cited by examiner]
US 20200381557A1 · Hattori · 2020 [cited by examiner]
US 20210202485A1 · Inaba · 2021 [cited by examiner]
JP 2019169490A · 2019 [cited by applicant]
JP 2023136275A · 2023 [cited by examiner]
TW 202103321A · 2021 [cited by applicant]