IP Library › Granted Patent US 11,838,431
Granted Patent B2
US 11,838,431 · App. 17/970,017 · Granted Dec 5, 2023

Cryptographic operation

Inventors: Thomas Poeppelmann (Munich, DE); Rainer Urian (Augsburg, DE)
Assignee: Infineon Technologies AG
H04L9/3271H04L9/0869H04L9/0877H04L9/3093
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,838,431
App. No.
17/970,017
Granted
Dec 5, 2023
Kind
B2
Abstract

A method is suggested for providing a response, wherein the method comprises: obtaining a challenge from a host, determining the response based on the challenge, determining an auxiliary value based on the response or the challenge, providing the auxiliary value to the host, obtaining a random value from the host, checking the validity of the challenge based on the random value, and providing the response to the host only if the challenge is valid. Also, corresponding methods running on the host and system are provided. Further, corresponding devices, hosts and systems are suggested.

Claims (34)

1. A method for authenticating a device comprising:

determining a challenge based on a random value, wherein determining the challenge utilizes at least one cryptographic Lattice operation,

providing the challenge to the device,

obtaining an auxiliary value from the device,

providing the random value to the device,

obtaining a response from the device, and

authenticating the device if the response corresponds to the auxiliary value, wherein authenticating the device utilizes at least one cryptographic Lattice operation.

2. The method of claim 1 , further comprising:

obtaining an additional value (μ) from the device,

authenticating the device if the response corresponds to the auxiliary value and the additional value (μ).

3. A host, comprising:

interface circuitry; and

processing circuitry operatively connected to the interface circuitry and configured to:

determine a challenge based on a random value,

provide the challenge to the device, via the interface circuitry, after determining the challenge,

obtain an auxiliary value from the device, via the interface circuitry, after providing the challenge to the device,

provide the random value to the device, via the interface circuitry, after obtaining the auxiliary value from the device,

obtain a response from the device, via the interface circuitry, after providing the random value to the device, and

authenticate the device if the response corresponds to the auxiliary value.

4. The host of claim 3 , wherein the processing circuitry is configured to determine the challenge utilizing at least one cryptographic Lattice operation and to authenticate the device utilizing at least one cryptographic Lattice operation.

5. The host of claim 3 , further comprising wherein the processing circuitry is further configured to:

obtain an additional value (μ) from the device,

authenticate the device if the response corresponds to the auxiliary value and the additional value (μ).

6. A method for authenticating a device comprising:

determining a challenge based on a random value,

providing the challenge to the device,

obtaining an auxiliary value from the device, after providing the challenge to the device,

providing the random value to the device, after obtaining the auxiliary value from the device,

obtaining a response from the device, after providing the random value to the device, and

authenticating the device by determining that the response corresponds to the auxiliary value.

7. The method of claim 6 , wherein determining the challenge and authenticating the device each comprise utilizing at least one cryptographic Lattice operation.

8. The method of claim 6 , further comprising:

obtaining an additional value from the device,

authenticating the device if the response corresponds to the auxiliary value and to the additional value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2022
From: POEPPELMANN, THOMAS; URIAN, RAINER
To: INFINEON TECHNOLOGIES AG
Reel/Frame 061483/0698 →
Priority Claims (1)
DE 102020113198.4 · May 15, 2020 · national
Continuity (2)
Division 17316146 · May 10, 2021
Related Publication 20230037491A1 · Feb 9, 2023
Cited By (1)
US 12,627,478