IP Library › Granted Patent US 12,518,919
Granted Patent B2
US 12,518,919 · App. 18/005,376 · Granted Jan 6, 2026

Ceramic material for capacitor

Inventors: Thorsten Bayer (Deutschlandsberg, AT); Michael Schossmann (Frauental A.D. Lasnitz, AT)
Assignee: TDK ELECTRONICS AG
H01G4/1218C04B35/495C04B41/0072H01G4/01H01G4/252H01G4/30H01G4/38C04B2235/326C04B2235/96
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,518,919
App. No.
18/005,376
Granted
Jan 6, 2026
Kind
B2
Abstract

The present invention relates to a ceramic material for a multilayer capacitor. The ceramic material has a composition according to the following general formula: Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 , where A is one or more of the group of Na, K and Ag; E is one or more of the group of Cu, Ni, Hf, Si and Mn; and 0<a<0.14, 0.05≤x≤0.3, 0≤b≤0.12, 0<c≤0.12, 0≤d≤0.12, 0≤e≤0.12, 0≤f≤0.12, 0.9≤y≤1.5 and 0.001<b+c+d+e+f applies. Further, the invention includes a capacitor comprising the described ceramic material.

Claims (121)

1 . A ceramic material for capacitors in multilayer technology of the general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is Ni; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies.

2 . The ceramic material according to claim 1 , wherein 0.001<a<0.14.

3 . The ceramic material according to claim 1 , wherein 0.001<b<0.12.

4 . The ceramic according to claim 1 , wherein 0.001<d<0.12.

5 . The ceramic according to claim 1 , wherein 0.001<e<0.12.

6 . The ceramic according to claim 1 , wherein 0.001<f<0.12.

7 . The ceramic according to claim 1 , wherein 0.005<b+c+d+e+f.

8 . The ceramic according to claim 1 , wherein the ceramic material is an anti-ferroelectric dielectric.

9 . The ceramic according to claim 1 , wherein the sintering temperature of the ceramic material is between 900° C. and 1200° C.

10 . The ceramic material according to claim 9 , wherein the sintering temperature of the ceramic material is between 980° C. and 1080° C.

11 . The ceramic material according to claim 9 , wherein the sintering temperature of the ceramic material is below the melting point of copper.

12 . The ceramic material according to claim 11 , wherein the sintering temperature of the ceramic material is below the melting point of silver.

13 . A capacitor comprising

dielectric layers made of a ceramic material, and electrode layers disposed therebetween and stacked in a layer order,

wherein the electrode layers comprise at least first and/or second electrodes, and wherein the ceramic material has the following general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is Ni; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies.

14 . The capacitor according to claim 13 , the capacitor comprising two segments,

wherein each segment comprises dielectric layers of the ceramic material and electrode layers arranged in between,

wherein outermost dielectric layers of the two segments form a connection region in which the segments are firmly connected to one another parallel to the layer planes,

wherein the connection region includes a relief region in which the segments are not firmly connected to each other.

15 . The capacitor according to claim 13 , wherein two separate external contacts for contacting the first and second electrodes are applied to exit surfaces on the outside of the capacitor, on which electrodes exit from the capacitor.

16 . The capacitor according to claim 15 comprising at least one third electrode not contacted by any of the external contacts, said third electrode overlapping with said first and second electrodes.

17 . The capacitor according to claim 15 , wherein the external contacts comprise a multilayer sputter layer comprising layers of chromium, nickel and at least one of silver or gold, the layers being deposited on the exit surfaces in that order.

18 . The capacitor according to claim 17 , wherein the external contacts comprise metal sheets deposited on the sputter layer by means of a sintered silver layer.

19 . The capacitor according to claim 18 , wherein the metal sheets comprise two copper layers and an invar layer disposed therebetween.

20 . The capacitor according to claim 15 , wherein the capacitor comprises separable capacitor units, which can be assembled and disassembled as desired at a contact surface, the contact surface being arranged perpendicular to layer planes and the external contacts.

21 . The capacitor according to claim 13 , comprising further electrodes which do not overlap with any electrodes of a different polarity.

22 . The capacitor according to claim 13 , wherein the ceramic material fulfills 0.001<a<0.14.

23 . The capacitor according to claim 13 , wherein the ceramic material fulfills 0.001<b<0.12.

24 . The capacitor according to claim 13 , wherein the ceramic material fulfills 0.001<d<0.12.

25 . The capacitor according to claim 13 , wherein the ceramic material fulfills 0.001<e<0.12.

26 . The capacitor according to claim 13 , wherein the ceramic material fulfills 0.001<f<0.12.

27 . The capacitor of claim 13 , wherein the ceramic material fulfills 0.005<b+c+d+e+f.

28 . The capacitor according to claim 13 , wherein the ceramic material is an anti-ferroelectric dielectric.

29 . A ceramic material for capacitors in multilayer technology of the general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is Hf; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies.

30 . A capacitor comprising

dielectric layers made of a ceramic material, and electrode layers disposed therebetween and stacked in a layer order,

wherein the electrode layers comprise at least first and/or second electrodes, and wherein the ceramic material has the following general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is Hf; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies.

31 . A ceramic material for capacitors in multilayer technology of the general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is one or more selected from the group consisting of Ni, Hf and Si; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies, and

wherein the ceramic material has an anti-ferroelectric orthorhombic crystalline structure.

32 . A capacitor comprising

dielectric layers made of a ceramic material, and electrode layers disposed therebetween and stacked in a layer order,

wherein the electrode layers comprise at least first and/or second electrodes, and wherein the ceramic material has the following general formula:

Pb (y−1.5a−0.5b+c+0.5d−0.5e−f) Ca a A b (Zr 1−x Ti x ) (1−c−d−e−d) E c Fe d Nb e W f O 3 ,

wherein

A is one or more selected from the group consisting of Na, K and Ag;

E is one or more selected from the group consisting of Ni, Hf and Si; and

0<a<0.14,

0.05≤x≤0.3,

0≤b≤0.12,

0.001<c<0.12,

0≤d≤0.12,

0≤e≤0.12,

0≤f≤0.12, and

0.9≤y≤1.5

applies, and

wherein the ceramic material has an anti-ferroelectric orthorhombic crystalline structure.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2023
From: BAYER, THORSTEN; SCHOSSMANN, MICHAEL
To: TDK ELECTRONICS GMBH & CO OG
Reel/Frame 062948/0725 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2023
From: TDK ELECTRONICS GMBH & CO OG
To: TDK ELECTRONICS AG
Reel/Frame 062949/0032 →
Priority Claims (1)
DE 102020118859.5 · Jul 16, 2020 · national
Continuity (1)
Related Publication 20230268126A1 · Aug 24, 2023
References Cited (48)
US 5164882A · Kanai et al. · 1992 [cited by applicant]
US 5433917A · Srivastava et al. · 1995 [cited by applicant]
US 5625529A · Lee et al. · 1997 [cited by applicant]
US 6515844B1 · Moriwaki · 2003 [cited by examiner]
US 20030168624A1 · Hammer et al. · 2003 [cited by applicant]
US 20050135074A1 · Dunn · 2005 [cited by examiner]
US 20070014075A1 · Ritter · 2007 [cited by examiner]
US 20150131200A1 · Engel et al. · 2015 [cited by applicant]
US 20150194264A1 · Engel · 2015 [cited by examiner]
US 20150294792A1 · Schossmann · 2015 [cited by examiner]
US 20150371778A1 · Engel et al. · 2015 [cited by applicant]
US 20160240318A1 · Engel et al. · 2016 [cited by applicant]
US 20160340258A1 · Engel · 2016 [cited by examiner]
US 20180012706A1 · Bultitude · 2018 [cited by examiner]
US 20190267193A1 · Beck · 2019 [cited by examiner]
AT 515462B1 · 2018 [cited by applicant]
CN 107010949A · 2017 [cited by applicant]
DE 4141648C2 · 1997 [cited by applicant]
DE 102006057691A1 · 2008 [cited by examiner]
DE 102007029601A1 · 2009 [cited by applicant]
DE 102012111023A1 · 2014 [cited by applicant]
DE 102013102278A1 · 2014 [cited by applicant]
DE 102013108753A1 · 2015 [cited by applicant]
DE 102015102866A1 · 2016 [cited by applicant]
DE 102018104459A1 · 2019 [cited by applicant]
EP 2942338A1 · 2015 [cited by applicant]
EP 3107880B1 · 2020 [cited by applicant]
JP S59201479A · 1984 [cited by applicant]
JP S61185983A · 1986 [cited by applicant]
JP H10203868A · 1998 [cited by applicant]
JP 2014157822A · 2014 [cited by applicant]
JP 2015535145A · 2015 [cited by applicant]
WO 2013152887A1 · 2013 [cited by applicant]
WO 2016134804A1 · 2016 [cited by applicant]
WO WO2017212070A1 · 2017 [cited by examiner]
Chinese Office Action issued in corresponding Chinese Patent Application No. 202180049863.6 dated Dec. 6, 2023, with English language translation, 20 pages. [cited by applicant]
Fundamentals of Electronic Ceramics Technology Teaching and Research Group of New Inorganic Materials at Shanghai University of Science and Technology, p. 122, Shanghai People's Publishing House, Dec. 31, 1977. [cited by applicant]
Beitollahi et al.: “Effect of the Addition Of Ca2+ on the Structure, Microstructure and Ferroelectric Properties Of (Pb1-YCaY)(Zr0.8Ti0.2)O3 System With Y=0.0, 0.02, 0.05 and 0.1”, Journal of Material Science, Kluwer Ac… [cited by applicant]
Huang et al.: “Microstructural and dielectric studies of A-site calcium doped PbZr0.94Ti0.06O3 ceramics.”, J Electroceram 16, 343-346 (2006); https://doi.org/10.1007/s10832-006-9876-2. [cited by applicant]
Kanai et al.: “Dielectric Properties of (Pb1-xXx)(Zr0.7Ti0.3)O3 (X = Ca, Sr, Ba) Ceramics”, Toshiba Research and Development Center, Toshiba Corporation, 1 Toshiba-cho, Komukai, Saiwai-ku, Kawasaki 210, Japan; J. Am. Ce… [cited by applicant]
Gachigi “Electrical energy storage in antiferroelectric-ferroelectric phase switching, chemically modified lead zirconate ceramics”, Ph.D. Thesis, The Pennsylvania State University, PA, May 1997, 202 pages. [cited by applicant]
International Search Report dated Sep. 16, 2021, PCT Application No. PCT/EP2021/067000, 7 pages including English translation. [cited by applicant]
Japanese Office Action issued in corresponding Japanese Patent Application No. 2023-502591 dated Aug. 28, 2024, with English language translation, 10 pages. [cited by applicant]
Wu, Jiagang, “Enhanced ferroelectric property of (Pb0.95Ca0.05) (Nb0.02Zr0.80Ti0.20) O3 thin films prepared by RF magnetron sputtering” Applied Surface Science, 2007, vol. 253 No. 14, p. 6222-6225, 10.1016/j. apsusc. 20… [cited by applicant]
Chen Hong, “Piezoelectric Ceramics and Applications Thereof” Shaanxi Normal University Press, May 31, 2019, pp. 73-74. [cited by applicant]
Yang Kunchao, “Practical Manual for Electronic Material Research and Development, Production and Processing Technology, and Quality Testing Standards” Jinban Electronic Publishing Company, Jun. 30, 2003, p. 1170. [cited by applicant]
Chinese Office Action issued in Chinese Patent Application No. 20 dated Aug. 7, 2023, with English language translation, 30 pages. [cited by applicant]
Japanese Office Action issued in corresponding Japanese Patent Application No. 2023-502591 dated Mar. 6, 2024, with English language translation, 7 pages. [cited by applicant]