IP Library Granted Patent US 12,393,692
Granted Patent B2
US 12,393,692 · App. 18/026,582 · Granted Aug 19, 2025

Trusted authentication system, method, mainboard, micro board, and storage medium

Inventors: Hui Wang (Hangzhou, CN); Zhichao Li (Hangzhou, CN); Jicheng Chen (Hangzhou, CN); Zilong Huang (Hangzhou, CN); Tao Lyu (Hangzhou, CN); Fang Liu (Hangzhou, CN); Zhiqian Wang (Hangzhou, CN)
Assignee: ALIBABA GROUP HOLDING LIMITED
G06F21/575G06F21/572G06F21/85
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,393,692
App. No.
18/026,582
Granted
Aug 19, 2025
Kind
B2
Abstract

Embodiments of the present application provide a trusted authentication system, method, mainboard, micro board, and a storage medium. According to the solution provided by the embodiments of the present application, when the system is powered on and starts, trusted authentication of a micro board itself is performed on the basis of a first trusted platform control module TPCM on the micro board and, after the authentication is passed, the other components in the micro board are controlled to leave a reset state and trusted authentication of the mainboard is performed by means of a mainboard authentication component used for performing trusted authentication of the mainboard.

Claims (54)

1. A trusted authentication system, comprising:

a mainboard; and

a micro board; wherein the micro board is connected to the mainboard and the micro board comprises a first Trusted Platform Control Module TPCM;

when the system is powered on and starts, the first TPCM performs trusted authentication of the micro board; and after the trusted authentication of the micro board is passed, the first TPCM controls other components on the micro board to leave a reset state, and performs trusted authentication of the mainboard through a mainboard authentication component; wherein the mainboard authentication component is used for performing the trusted authentication of the mainboard,

wherein after the trusted authentication of the micro board is passed, the first TPCM controls the other components on the micro board to leave the reset state, and the first TPCM performs, through a programmable component in the other components that has left the reset state, an enabling operation to the mainboard authentication component on the mainboard, to perform the trusted authentication of the mainboard through the mainboard authentication component on the mainboard.

2. The system of claim 1 , wherein after the trusted authentication of the micro board is passed, the first TPCM controls the other components and the mainboard authentication component on the micro board to leave the reset state, and the first TPCM performs the trusted authentication of the mainboard through the mainboard authentication component that has left the reset state.

3. The system of claim 2 , wherein the mainboard authentication component on the micro board comprises a Field Programmable Gate Array FPGA provided on the micro board; the FPGA is connected to the mainboard; and

the micro board performs the trusted authentication of the mainboard through the FPGA.

4. The system of claim 3 , wherein the micro board performing the trusted authentication of the mainboard through the FPGA, comprises:

the FPGA obtaining firmware on the mainboard and performing trusted authentication of the firmware on the mainboard; wherein the firmware on the mainboard comprises firmware of a Basic Input Output System BIOS of the mainboard and firmware of a Baseboard Manager Controller BMC of the mainboard.

5. The system of claim 4 , wherein the FPGA is further used for controlling, after the trusted authentication of the firmware on the mainboard is passed, the BIOS and the BMC of the mainboard to leave the reset state; and

accordingly, a Platform Controller Hub PCH of the mainboard loads the firmware in the BIOS of the mainboard, and the BMC of the mainboard loads the firmware of the BMC of the mainboard.

6. The system of claim 5 , wherein the micro board performing the trusted authentication of the mainboard through the FPGA, comprises:

the FPGA being switched to a Serial Peripheral Interface SPI slave mode and performing trusted authentication of information of a peripheral device on the mainboard and preset information of the mainboard.

7. The system of claim 6 , wherein the micro board performing the trusted authentication of the mainboard through the FPGA, comprises:

after the trusted authentication of the information of the peripheral device on the mainboard and the preset information of the mainboard is passed, the FPGA performing trusted authentication of codes of an operating system on the mainboard.

8. The system of claim 3 , wherein the FPGA is further used for obtaining information in a memory of the mainboard and monitoring the information in the memory.

9. The system of claim 8 , wherein monitoring the information in the memory comprises:

determining a hash value of the obtained information in the memory; and

matching the hash value of the information in the memory with a hash value pre-stored in the FPGA.

10. The system of claim 1 , wherein the mainboard authentication component on the mainboard comprises a second TPCM on the mainboard; and

the micro board performs the enabling operation to the mainboard authentication component on the mainboard through the programmable component, to perform the trusted authentication of the mainboard through the second TPCM on the mainboard.

11. The system of claim 10 , wherein the micro board sends, through the programmable component provided on the micro board, a controlling signal to the mainboard; and

the mainboard, according to the controlling signal, controls the second TPCM to leave the reset state, and the mainboard performs the trusted authentication of the mainboard through the second TPCM.

12. The system of claim 10 , wherein the micro board performing the enabling operation to the mainboard authentication component on the mainboard through the programmable component, to perform the trusted authentication of the mainboard through the second TPCM on the mainboard, comprises:

the second TPCM reading firmware on the mainboard and performing trusted authentication of the firmware on the mainboard; wherein the firmware on the mainboard comprises firmware of a Basic Input Output System BIOS of the mainboard and firmware of a Baseboard Manager Controller BMC of the mainboard.

13. The system of claim 12 , wherein the second TPCM is further used for controlling, after the trusted authentication of the firmware on the mainboard is passed, the BIOS and the BMC of the mainboard to leave the reset state.

14. The system of claim 12 , wherein the micro board performing the enabling operation to the mainboard authentication component on the mainboard through the programmable component, to perform the trusted authentication of the mainboard through the second TPCM on the mainboard, further comprises:

the second TPCM being switched to a Serial Peripheral Interface SPI slave mode and performing trusted authentication of information of a peripheral device on the mainboard and preset information of the mainboard.

15. The system of claim 14 , wherein the micro board performing the enabling operation to the mainboard authentication component on the mainboard through the programmable component, to perform the trusted authentication of the mainboard through the second TPCM on the mainboard, further comprises:

after the trusted authentication of the information of the peripheral device on the mainboard and the preset information of the mainboard is passed, the second TPCM performing trusted authentication of codes of an operating system on the mainboard.

16. The system of claim 1 , wherein the programmable component comprises: a Complex Programmable Logic Device CPLD and/or a Field Programmable Gate Array FPGA.

17. The system of claim 1 , wherein the micro board further comprises: a Basic Input Output System BIOS and a Baseboard Manager Controller BMC; and

the first TPCM performing the trusted authentication of the micro board, comprises: the first TPCM reading firmware and performing trusted authentication of the firmware; wherein the firmware comprises: firmware in the Basic Input Output System BIOS of the micro board and firmware in the BMC of the micro board.

18. The system of claim 17 , wherein the first TPCM reading the firmware and performing the trusted authentication of the firmware, comprises:

the first TPCM reading the firmware, confirming a hash value of the firmware, matching the hash value of the firmware with a hash value pre-stored in the first TPCM, to determine if the hash value of the firmware is consistent with the hash value pre-stored in the first TPCM, and if the hash value of the firmware is consistent with the hash value pre-stored in the first TPCM, confirming that the firmware is authenticated.

19. The system of claim 17 , wherein the micro board further comprises a System on Chip SOC;

after the trusted authentication of the firmware is passed, the first TPCM controls the SOC and the BMC to leave the reset state; and

accordingly, the SOC loads the firmware in the BIOS and the BMC loads the firmware in the BMC.

20. The system of claim 19 , wherein the first TPCM performing the trusted authentication of the micro board, comprises:

the first TPCM being switched to a Serial Peripheral Interface SPI slave mode, and performing trusted authentication of information of a peripheral device on the micro board and pre-stored information of the micro board.

21. The system of claim 20 , wherein, after the trusted authentication of the information of the peripheral device on the micro board and the pre-stored information of the micro board is passed, the first TPCM performs trusted authentication of system codes of the SOC, and after the authentication of the system codes of the SOC is passed, the SOC loads the system codes of the SOC.

22. The system of claim 1 , wherein when the system is powered on and starts, the micro board is powered on and starts earlier than the mainboard, and the mainboard remains in the reset state before the trusted authentication of the micro board is passed; and

accordingly, after the trusted authentication of the micro board is passed, the micro board controls the mainboard to leave the reset state.

23. A mainboard for trusted authentication, wherein the mainboard comprises: a Complex Programmable Logic Device CPLD and a second Trusted Platform Control Module TPCM;

the CPLD receives a controlling signal from a micro board that has passed trusted authentication and the CPLD controls the second TPCM to leave a reset state; and

the second TPCM performs trusted authentication of the mainboard.

24. A micro board for trusted authentication, wherein the micro board is connected to a mainboard and the micro board comprises a first Trusted Platform Control Module TPCM;

when a device is powered on and starts, the first TPCM performs trusted authentication of the micro board; after the trusted authentication of the micro board is passed, the first TPCM controls other components to leave a reset state, and performs trusted authentication of the mainboard through a mainboard authentication component; wherein the mainboard authentication component is used for performing the trusted authentication of the mainboard,

wherein after the trusted authentication of the micro board is passed, the first TPCM controls the other components on the micro board to leave the reset state, and the first TPCM performs, through a programmable component in the other components that has left the reset state, an enabling operation to the mainboard authentication component on the mainboard, to perform the trusted authentication of the mainboard through the mainboard authentication component on the mainboard.

25. The micro board of claim 24 , wherein the mainboard authentication component comprises a Field Programmable Gate Array FPGA and/or a Complex Programmable Logic Device CPLD.

26. A trusted authentication method, wherein the method is applied to a system of claim 1 , the system comprises a mainboard and a micro board, and the method comprises:

when the system is powered on and starts, performing trusted authentication of the micro board, controlling, after the trusted authentication of the micro board is passed, other components on the micro board to leave a reset state, and performing trusted authentication of the mainboard through a mainboard authentication component; wherein the mainboard authentication component is used for performing the trusted authentication of the mainboard.

27. A non-transitory computer storage medium, wherein the non-transitory computer storage medium stores a computer program and the computer program, when executed by a processor, implements the trusted authentication method of claim 26 .

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2026
From: ALIBABA GROUP HOLDING LIMITED
To: CLOUD INTELLIGENCE ASSETS HOLDING (SINGAPORE) PRIVATE LIMITED
Reel/Frame 075366/0369 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2023
From: WANG, HUI; LI, ZHICHAO; CHEN, JICHENG; HUANG, ZILONG; LYU, TAO; LIU, FANG; WANG, ZHIQIAN
To: ALIBABA GROUP HOLDING LIMITED
Reel/Frame 065240/0542 →
Priority Claims (1)
CN 202010982939.8 · Sep 16, 2020 · national
Continuity (1)
Related Publication 20240028738A1 · Jan 25, 2024
References Cited (22)
US 20060224878A1 · Datta et al. · 2006 [cited by applicant]
US 20100235648A1 · Hoang · 2010 [cited by examiner]
US 20210256105A1 · Pan · 2021 [cited by examiner]
CN 106022137A · 2016 [cited by examiner]
CN 109753804A · 2019 [cited by applicant]
CN 110119623A · 2019 [cited by examiner]
CN 110119638A · 2019 [cited by examiner]
CN 110321715A · 2019 [cited by examiner]
CN 111008379A · 2020 [cited by applicant]
CN 111625831A · 2020 [cited by applicant]
CN 114428958A · 2022 [cited by examiner]
Sun, Yu et al. CN 110321715 A (machine translation), Oct. 11, 2019. (Year: 2019). [cited by examiner]
W. Yu, Y. Zhang, H. Xu, J. Huang, C. Gan and W. Lu, “High Performance PCIe Interface for the TPCM Based on Linux Platform,” 2015 8th International Symposium on Computational Intelligence and Design (ISCID), Hangzhou, Ch… [cited by examiner]
Yao, Jiewen, and Vincent Zimmer. “Building secure firmware.” Apress: New York, NY, USA (2020): 197-255. (Year: 2020). [cited by examiner]
Wang, Yu-Bo et al. CN 110119638 A (machine translation), Aug. 13, 2019. (Year: 2019). [cited by examiner]
Yang, Qing. CN 114428958 A (machine translation), May 3, 2022. (Year: 2022). [cited by examiner]
Hao, Zhuang-yan. CN 106022137 A (machine translation), Oct. 12, 2016. (Year: 2016). [cited by examiner]
Sun, Yu et al. CN 110119623 A (machine translation), Aug. 13, 2019. (Year: 2019). [cited by examiner]
Yang, Tao. CN 111008379 A (machine translation), Apr. 14, 2020. (Year: 2020). [cited by examiner]
Chinese Office Action dated Sep. 20, 2024, in connection with Chinese Application No. 202010982939.8, with English translation thereof. [cited by applicant]
International Search Report mailed Dec. 8, 2021, in connection with International Application No. PCT/CN2021/117387. [cited by applicant]
Chinese Office Action dated Feb. 28, 2025, in connection with Chinese Application No. 202010982939.8, with English translation thereof. [cited by applicant]