IP Library › Granted Patent US 12,660,651
Granted Patent B2
US 12,660,651 · App. 18/028,340 · Granted Jun 16, 2026

Wiring substrate and electronic device

Inventors: Xintao Wu (Beijing, CN); Zouming Xu (Beijing, CN); Jie Wang (Beijing, CN); Jiawei Xu (Beijing, CN); Ningyu Luo (Beijing, CN); Tingwei Han (Beijing, CN); Yuan Li (Beijing, CN)
Assignees: Hefei BOE Ruisheng Technology Co., Ltd.; BOE Technology Group Co., Ltd.
H10W70/65H10W70/611H10W90/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,660,651
App. No.
18/028,340
Granted
Jun 16, 2026
Kind
B2
Abstract

Provided are a wiring substrate and an electronic device. The wiring substrate includes a substrate; a first pad group on the substrate, the first pad group including a power supply pad and an output pad; a power signal line on the same side of the substrate as the first pad groups, the power signal line coupled with the power supply pads; a second pad group, arranged on the same side of the substrate as the first pad group, the second pad group including a plurality of sub-pad groups connected with each other, each sub-pad group at least including a first sub-pad and a second sub-pad, a first sub-pad in at least one of the plurality of sub-pad groups is coupled with the power signal line, and a second sub-pad in at least one of the plurality of sub-pad groups is coupled with the output pad of one first pad group.

Claims (32)

1 . A wiring substrate, comprising:

a substrate;

a first pad group, arranged on the substrate, wherein the first pad group comprises a power pad and an output pad;

a power signal line, arranged on a same side of the substrate as the first pad group, wherein the power signal line is coupled with the power pad; and

a second pad group, arranged on a same side of the substrate as the first pad group; and

a signal conditioning element;

wherein the second pad group comprises a plurality of sub-pad groups electrically connected with each other, each of the plurality of sub-pad groups at least comprises a first sub-pad and a second sub-pad, a first sub-pad in at least one of the plurality of sub-pad groups is coupled with the power signal line, and a second sub-pad in at least one of the plurality of sub-pad groups is coupled with the output pad of one first pad group;

a first end of the signal conditioning element is coupled with the first sub-pad, and a second end of the signal conditioning element is coupled with the power signal line.

2 . The wiring substrate of claim 1 , wherein the substrate comprises a plurality of pad regions, each of the plurality of pad regions comprises: a plurality of cascaded first pad groups and a plurality of second pad groups respectively coupled with the first pad groups.

3 . The wiring substrate of claim 2 , wherein one power signal line is coupled with the power pads of the plurality of cascaded first pad groups in one of the plurality of pad regions.

4 . The wiring substrate of claim 3 , further comprising: a plurality of first connection leads, wherein one power signal line comprises a plurality of sub-segments, and two of the sub-segments adjacent in a column direction are connected with each other by one of the plurality of first connection leads.

5 . The wiring substrate of claim 4 , further comprising: a second connection lead, wherein the second connection lead is connected between the second end of the signal conditioning element and one of plurality of the first connection lead.

6 . The wiring substrate of claim 2 , wherein each of the first pad groups further comprises: an address pad and a ground pad;

the address pad in a same first pad group is spaced apart from the power pad in a row direction;

the address pad in a same first pad group is spaced apart from the output pad in the column direction;

the ground pad is spaced apart from the power pad in the column direction; and

the ground pad is spaced apart from the output pad in the row direction.

7 . The wiring substrate of claim 6 , wherein, in each of the first pad groups, the power pad, the output pad, the ground pad, and the address pad are arranged in a same manner.

8 . The wiring substrate of claim 7 , further comprising: an address signal line; wherein the address signal line is coupled with the address pad in a first-level first pad group in one of the plurality of pad regions.

9 . The wiring substrate of claim 8 , further comprising: a cascaded line, wherein the cascaded line is configured to connect the output pad of an nth-level first pad group with the address pad of an (n+1)th-level first pad group in a same pad region, wherein n is a positive integer.

10 . The wiring substrate of claim 9 , further comprising: a feedback signal line; wherein the feedback signal line is coupled with the output pad of a last-level first pad group in one of the pad regions.

11 . The wiring substrate of claim 10 , further comprising: common voltage signal lines, wherein each of the common voltage signal lines is coupled with the ground pads of all of the first pad groups in one of the pad regions.

12 . The wiring substrate of claim 11 , wherein the address signal line, the first connection lead, the second connection lead, the cascaded line, the power signal line, the common voltage signal lines, and the feedback signal line are arranged on a same layer.

13 . The wiring substrate of claim 1 , wherein the signal conditioning element comprises at least one of a rectifier, a filter capacitor or a resistor.

14 . An electronic device, comprising the wiring substrate of claim 1 , a micro-driver chip coupled with the first pad group, and an electronic component coupled with the second pad group.

15 . The electronic device of claim 14 , wherein the wiring substrate further comprises a plurality of first connection leads, one power signal line comprises a plurality of sub-segments, and two of the sub-segments adjacent in a column direction are connected with each other by one of the plurality of first connection leads; and

an orthographic projection of the first connection lead on the substrate at least partially overlaps with an orthographic projection of the micro-driver chip on the substrate, and an orthographic projection of the plurality of sub-segments of the power signal line on the substrate partially overlaps with an orthographic projection of the micro-driver chip on the substrate.

16 . The electronic device of claim 15 , wherein the first pad group further comprises a ground pad, and the first connection lead is located in a gap between the output pad and the ground pad in a same first pad group.

17 . The electronic device of claim 14 , wherein an orthographic projection of the second connection lead on the substrate at least partially overlaps with an orthographic projection of the micro-driver chip on the substrate.

18 . The electronic device of claim 17 , wherein the wiring substrate further comprises a second connection lead, the second connection lead is connected between the second end of the signal conditioning element and one of plurality of the first connection lead, and the first pad group further comprises an address pad; and

the second connection lead is located in a gap between the output pad and the address pad in a same first pad group.

19 . The electronic device of claim 14 , wherein a same second pad group is coupled with a plurality of the electronic components, and the electronic components coupled with a same second pad group are connected in series or in parallel.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2023
From: WU, XINTAO; XU, ZOUMING; WANG, JIE; XU, JIAWEI; LUO, NINGYU; HAN, TINGWEI; LI, YUAN
To: HEFEI BOE RUISHENG TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 063093/0267 →
Continuity (1)
Related Publication 20240312918A1 · Sep 19, 2024
References Cited (6)
US 11651743B2 · Yang · 2023 [cited by examiner]
US 20220130747A1 · Wang et al. · 2022 [cited by applicant]
CN 109390304A · 2019 [cited by applicant]
CN 112992879A · 2021 [cited by applicant]
CN 113745393A · 2021 [cited by applicant]
CN 114488607A · 2022 [cited by applicant]