IP Library Granted Patent US 11,811,001
Granted Patent B2
US 11,811,001 · App. 18/051,019 · Granted Nov 7, 2023

Forming method of flip-chip light emitting diode structure

Inventors: Jih-Kang Chen (Hsinchu, TW); Shih-Wei Yang (Hsinchu, TW)
Assignee: Lextar Electronics Corporation
H01L33/145H01L33/46H01L33/52H01L33/0012H01L33/32H01L33/382H01L2933/0016H01L2933/0025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,811,001
App. No.
18/051,019
Granted
Nov 7, 2023
Kind
B2
Abstract

The forming method of a flip-chip light emitting diode structure includes the following steps. A first substrate including a first semiconductor layer, an active layer on the first semiconductor layer and a second semiconductor layer on the active layer is provided. A first current blocking layer is formed on the second semiconductor layer, in which the first current blocking layer has a plurality of interspaces. A reflective layer covering the interspaces is formed, in which the reflective layer has a plurality of recesses, and each of the recesses is corresponding to each of the interspaces. A second current blocking layer filling into the recesses is formed.

Claims (17)

1. A method of forming flip-chip light emitting diode structure, comprising:

providing a first substrate including a first semiconductor layer, an active layer on the first semiconductor layer, a second semiconductor layer on the active layer;

forming a first current blocking layer on the second semiconductor layer, wherein the first current blocking layer has a plurality of interspaces;

forming a reflective layer covering the interspaces, wherein the reflective layer has a plurality of recesses, and each of the recesses is corresponding to each of the interspaces; and

forming a second current blocking layer filling into the recesses.

2. The method of claim 1 , wherein before forming the first current blocking layer, further comprising:

forming an opening penetrating the second semiconductor layer and the active layer, the opening exposing a top surface of the first semiconductor layer, a sidewall of the second semiconductor layer, and a sidewall of the active layer; and

forming a transparent conductive layer on the second semiconductor layer.

3. The method of claim 2 , wherein the first current blocking layer covering the sidewall of the transparent conductive layer, the sidewall of the second semiconductor layer, the sidewall of the active layer, and the top surface.

4. The method of claim 3 , wherein the second current blocking layer covers a sidewall of the reflective layer, and the second current blocking layer covers the first current blocking layer at the opening.

5. The method of claim 1 , wherein after forming the second current blocking layer, further comprising:

forming a conductive layer covering the second current blocking layer and the reflective layer; and

forming a passive layer covering the conductive layer.

6. The method of claim 5 , wherein after forming the passive layer, further comprising:

forming a first electrode contact at an opening, wherein the first electrode contact penetrates the passive layer, the second current blocking layer and the first current blocking layer, and a bottom portion of the first electrode contact connects with the first semiconductor layer;

bonding the passive layer of the first substrate to a surface of a second substrate; and

forming a second electrode contact penetrating the first current blocking layer and the second current blocking layer, wherein a bottom portion of the second electrode contact connects with the conductive layer, and a top portion of the second electrode contact is exposed.

Assignments (2)
MERGER Recorded Mar 27, 2026
From: LEXTAR ELECTRONICS CORPORATION
To: ENNOSTAR CORPORATION
Reel/Frame 075286/0822 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2022
From: CHEN, JIH-KANG; YANG, SHIH-WEI
To: LEXTAR ELECTRONICS CORPORATION
Reel/Frame 061588/0147 →
Priority Claims (1)
CN 202010159964.6 · Mar 10, 2020 · national
Continuity (2)
Division 17027685 · Sep 21, 2020
Related Publication 20230078065A1 · Mar 16, 2023