IP Library › Granted Patent US 12,002,420
Granted Patent B2
US 12,002,420 · App. 18/051,286 · Granted Jun 4, 2024

Compensation circuit, driving method and display panel

Inventors: Yuwen Chen (Guangdong, CN); Zhongzhi Shen (Guangdong, CN)
Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
G09G3/3208G09G2300/0819G09G2310/0291G09G2320/0223G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,002,420
App. No.
18/051,286
Granted
Jun 4, 2024
Kind
B2
Abstract

Embodiments of the present disclosure are directed to a compensation circuit, a driving method and a display panel. In the compensation circuit, the driving method and the display panel, the compensation circuit with a 6T2C (6 transistors and 2 capacitors) structure is used to compensate the threshold voltage of the driving transistor in the pixel.

Claims (22)

1. A driving method for driving a compensation circuit, the compensation circuit comprising:

a dual-gate transistor, having a first gate electrically connected to a first node, a second gate electrically connected to a second node, a source electrically connected to a first power supply terminal, and a drain electrically connected to a third node;

a light emitting device, electrically connected between the third node and a second power supply terminal;

a first transistor, having a gate receiving a first control signal, a source receiving a data signal, and a drain electrically connected to the first node;

a second transistor, having a gate receiving the first control signal, a source receiving a writing signal, and a drain electrically connected to the third node;

a third transistor, having a gate receiving a second control signal, a source of receiving a first reset signal, and a drain electrically connected to the second node

a fourth transistor, having a gate receiving a third control signal, a source receiving a second reset signal, and a drain electrically connected to the third node;

a fifth transistor, having a gate receiving the second control signal, a source electrically connected to the first node, and a drain electrically connected to the third node;

a first capacitor, connected between the second node and the third node; and

a second capacitor, connected between the first node and the third node;

wherein the driving method comprises:

in a first reset stage, turning on the fourth transistor in response to the third control signal such that the second reset signal is output to the third node to reset the light-emitting device, and turning off the third transistor and the fifth transistor in response to the second control signal;

in a second reset stage, turning on the third transistor and the fifth transistor in response to the second control signal such that the first reset signal is output to the second node and the first reset signal is output to the second node to maintain the voltage level of the first node to be identical to the voltage level of the third node, and turning on the fourth transistor in response to the third control signal such that and the second reset signal continues to be output to the third node;

in a compensation stage, turning on the third transistor in response to the second control signal such that the first reset signal continues to be output to the second node, turning off the fourth transistor in response to the third control signal, turning on the fifth transistor in response to the second control signal to maintain the voltage level of the first node to be identical to the voltage level of the third node, and utilizing a first power supply terminal to charge the third node until a voltage difference between the second node and the third node is equal to a threshold voltage of a dual gate transistor;

in a writing stage, turning on the first transistor and the second transistor in response to the first control signal such that the data signal is output to the first node and the writing signal is output to the third node; and

in a light emitting stage, utilizing the light-emitting device to emit light.

2. The driving method according to claim 1 , further comprising:

in a buffer stage, slowly decreasing the second control signal decreased from a high voltage level to a low voltage level;

wherein the buffer stage is between the compensation stage and the writing stage.

3. The driving method according to claim 1 , wherein the double-gate transistor, the first, second, third, fourth and fifth transistors are low temperature polysilicon thin-film transistors, oxide semiconductor thin-film transistors or amorphous silicon thin-film transistors.

4. The driving method according to claim 3 , wherein the double-gate transistor, and the first, second, third, fourth and fifth transistors are the same type transistors.

5. The driving method according to claim 1 , wherein current flowing through the light emitting device is independent of a threshold voltage of the dual gate transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 31, 2022
From: CHEN, YUWEN; SHEN, ZHONGZHI
To: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.
Reel/Frame 061599/0771 →
Priority Claims (1)
CN 202211234213.1 · Oct 10, 2022 · national
Continuity (1)
Related Publication 20240119892A1 · Apr 11, 2024