IP Library › Granted Patent US 12,510,951
Granted Patent B2
US 12,510,951 · App. 18/054,883 · Granted Dec 30, 2025

Data link between volatile memory and non-volatile memory

Inventor: Gil Golov (Backnang, DE)
G06F1/3287G06F1/28G06F3/0625G06F3/0647G06F3/068
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,510,951
App. No.
18/054,883
Granted
Dec 30, 2025
Kind
B2
Abstract

A computing system has a first processing device (e.g., CPU, FPGA, or GPU) and memory regions (e.g., in a DRAM device) used by the processing device during normal operation. In one approach, the computing system is configured to: collect data associated with operation of an autonomous vehicle; monitor, by a first processing device, the collected data; and based on the monitoring, determine that an event on the autonomous vehicle has occurred. The computing system is further configured to, in response to determining that the event has occurred, initiate a transfer of data controlled by a second processing device, the transfer including copying data stored in volatile memory of the autonomous vehicle to non-volatile memory of the autonomous vehicle, wherein the second processing device controls copying of the data independently of the first processing device. The computing system is also further configured to, in response to determining that the event has occurred, reduce or terminate power to the first processing device.

Claims (38)

1 . A system, comprising:

a processing device; and

memory storing instructions configured to instruct the processing device to:

monitor collected data associated with at least one computing apparatus;

determine, based on monitoring of the collected data, that an event associated with the at least one computing apparatus has occurred; and

in response to determining that the event has occurred:

initiate copying stored data from a volatile memory of the system to a non-volatile memory of the system, wherein the copying of the stored data from the volatile memory to the non-volatile memory is conducted in accordance with a priority for each respective memory region in the volatile memory,

wherein the processing device is further configured to determine the priority for the respective memory region based on the collected data associated with the at least one computing apparatus, and a determination of a manner in which the respective memory region is used by a software process, and

wherein the processing device is further configured to order the respective memory region based on a context of memory allocation request received by the software process.

2 . The system of claim 1 , further comprising a different processing device, wherein the different processing device is configured to control the copying of the stored data from the volatile memory to the non-volatile memory.

3 . The system of claim 1 , wherein the processing device is further configured to reduce power to the processing device upon initiation of the copying of the stored data.

4 . The system of claim 1 , wherein the event comprises a loss of power or an impending loss of power from a power source associated with the system.

5 . The system of claim 1 , wherein the event is a change in acceleration that exceeds a predetermined threshold.

6 . The system of claim 1 , wherein the processing device is further configured to switch power to a different processing device so that the different processing device is powered by a backup power source.

7 . The system of claim 1 , wherein the processing device is further configured to copy a first portion of the stored data from a first memory region in the volatile memory to the non-volatile memory prior to a second portion of the stored data from a second memory region in the volatile memory based on first memory region having a higher priority than the second memory region.

8 . The system of claim 1 , wherein the processing device is further configured to apply, by utilizing a firmware module, the collected data to an artificial neural network defined by a model to generate an output to facilitate determining that the event has occurred.

9 . The system of claim 8 , wherein the processing device is further configured to update the firmware module via an over-the-air update sent in response to the event occurring.

10 . The system of claim 1 , wherein the processing device is further configured to activate a vehicle control in response to determining that the event has occurred.

11 . A method comprising:

monitoring, by utilizing a processing device of a system, collected data associated with at least one computing apparatus;

determining, based on the monitoring, that an event associated with the at least one computing apparatus has occurred; and

in response to determining that the event has occurred:

initiating, by utilizing the processing device, copying stored data from a volatile memory of the system to a non-volatile memory of the system, wherein the copying of the stored data from the volatile memory to the non-volatile memory is conducted in accordance with a priority for each respective memory region in the volatile memory,

wherein determining the priority for the respective memory region is based on the collected data associated with the at least one computing apparatus, and a determination of a manner in which the respective memory region is used by a software process, and

wherein the method further includes ordering, by the processing device, the respective memory region based on a context of memory allocation request received by the software process.

12 . The method of claim 11 , further comprising controlling the copying of the stored data from the volatile memory to the non-volatile memory by utilizing a different processing device of the system.

13 . The method of claim 11 , further comprising terminating power to the processing device after determining that the event has occurred.

14 . The method of claim 11 , further comprising converting a command received from a host system into a command instruction to access at least one memory region in the volatile memory.

15 . The method of claim 11 , further comprising training an artificial neural network based on information associated with the event.

16 . The method of claim 11 , further comprising allocating power to components of the system based on the collected data.

17 . A data storage device comprising:

a processing device configured to:

analyze collected data associated with at least one computing apparatus;

determine, based on analyzing of the collected data, that an event associated with the at least one computing apparatus has occurred; and

in response to determining that the event has occurred:

initiate copying data stored in a volatile memory of a system to a non-volatile memory of the system in accordance with a priority for each respective memory region in the volatile memory,

wherein determining the priority for the respective memory region is based on the collected data associated with the at least one computing apparatus, and a determination of a manner in which the respective memory region is used by a software process, and

wherein the processing device is further configured to order the respective memory region based on a context of memory allocation request received by the software process.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2025
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 073086/0437 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2022
From: GOLOV, GIL
To: MICRON TECHNOLOGY, INC.
Reel/Frame 061759/0513 →
Continuity (2)
Continuation 16179072 · Nov 2, 2018
Related Publication 20230076311A1 · Mar 9, 2023
References Cited (51)
US 6108598A · Sumitani · 2000 [cited by applicant]
US 8601321B2 · Feng · 2013 [cited by applicant]
US 9331989B2 · Dover · 2016 [cited by applicant]
US 9533579B2 · Nomura · 2017 [cited by applicant]
US 9569622B2 · Dover · 2017 [cited by applicant]
US 9613214B2 · Dover · 2017 [cited by applicant]
US 10836402B2 · Golov · 2020 [cited by applicant]
US 10933882B2 · Golov · 2021 [cited by applicant]
US 10981576B2 · Golov · 2021 [cited by applicant]
US 11507175B2 · Golov · 2022 [cited by applicant]
US 20060212195A1 · Veith et al. · 2006 [cited by applicant]
US 20090210777A1 · Weiberle et al. · 2009 [cited by applicant]
US 20120102477A1 · Kim · 2012 [cited by examiner]
US 20130007345A1 · Barbou-des-Places et al. · 2013 [cited by applicant]
US 20130166866A1 · Yerushalmi · 2013 [cited by examiner]
US 20130232366A1 · Nishijima · 2013 [cited by applicant]
US 20140075087A1 · Bartling et al. · 2014 [cited by applicant]
US 20140140135A1 · Okano et al. · 2014 [cited by applicant]
US 20140208151A1 · Fernandez · 2014 [cited by applicant]
US 20140229724A1 · Chen et al. · 2014 [cited by applicant]
US 20150089287A1 · Jayakumar et al. · 2015 [cited by applicant]
US 20150094899A1 · Hackenberg et al. · 2015 [cited by applicant]
US 20150280919A1 · Cullen et al. · 2015 [cited by applicant]
US 20150331055A1 · Oi et al. · 2015 [cited by applicant]
US 20160162422A1 · Weber · 2016 [cited by applicant]
US 20160349692A1 · Tomimatsu · 2016 [cited by examiner]
US 20170075352A1 · Nordbruch · 2017 [cited by applicant]
US 20170180929A1 · Cavendish et al. · 2017 [cited by applicant]
US 20170300052A1 · Harda et al. · 2017 [cited by applicant]
US 20170361712A1 · Terao et al. · 2017 [cited by applicant]
US 20180074718A1 · Lee · 2018 [cited by applicant]
US 20180086267A1 · Nix · 2018 [cited by examiner]
US 20180203622A1 · Ishiguro · 2018 [cited by applicant]
US 20190193745A1 · Golov · 2019 [cited by applicant]
US 20190193746A1 · Golov · 2019 [cited by applicant]
US 20190193747A1 · Golov · 2019 [cited by applicant]
US 20190317864A1 · Ma · 2019 [cited by applicant]
US 20200142472A1 · Golov · 2020 [cited by applicant]
US 20210046944A1 · Golov · 2021 [cited by applicant]
US 20210163024A1 · Golov · 2021 [cited by applicant]
US 20210229684A1 · Golov · 2021 [cited by applicant]
CN 104216835 · 2014 [cited by applicant]
EP 2437171 · 2012 [cited by applicant]
International Search Report and Written Opinion, Int. App. No. PCT/US2018/052634, mailed Jan. 20, 2019. [cited by applicant]
International Search Report and Written Opinion, PCT/US2019/058936, mailed Feb. 21, 2020. [cited by applicant]
Sandeep Kaushik, Yervant Zorian, “Embedded memory test and repair optimizes SoC yields”, Jul. 17, 2012. [cited by applicant]
Determination of Reliability of Vehicle Control Commands via Memory Test U.S. Appl. No. 17/208,612, filed Mar. 22, 2021, Gil Golov. [cited by applicant]
Determination of Reliability of Vehicle Control Commands using a Voting Mechanism, U.S. Appl. No. 17/172,946, filed Feb. 10, 2021, Gil Golov. [cited by applicant]
Data Link between Volatile Memory and Non-volatile Memory, U.S. Appl. No. 16/179,072, filed Nov. 2, 2018, Gil Golov. [cited by applicant]
Tosson, Amr M.S., et al., “8T1R: A Novel Low-power High-speed RRAM-based Non-volatile SRAM Design.” 2016 International Great lakes Symposium on VLSI(GLSVLSI), ACM, Aug. 15, 2016. [cited by applicant]
Wang, Jiachun, “Locomotive CCU Board Design and Development Based on SAMA5D35.” China's Excellent Master's Thesis Full-text Database Engineering Science and Technology II, Abstract only, Sep. 15, 2014. [cited by applicant]