IP Library › Granted Patent US 12,392,819
Granted Patent B2
US 12,392,819 · App. 18/062,257 · Granted Aug 19, 2025

Semiconductor device

Inventor: Kazuki Shimada (Tokyo, JP)
Assignee: RENESAS ELECTRONICS CORPORATION
G01R31/2879H02H1/0007H02H9/046H10D89/601G01R31/002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,392,819
App. No.
18/062,257
Granted
Aug 19, 2025
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes: a potential supply terminal to which a potential is supplied; a terminal (I/O terminal) for exchanging a signal with an outside; an I/O current detection load circuit electrically connected to the potential supply terminal and the terminal; and a current sensor circuit detecting the I/O current flowing through the I/O current detection load circuit. The current sensor circuit acquires a sensor current proportional to the I/O current and outputs the acquired sensor current as output information, and the I/O current is an abnormal current flowing through the I/O terminal due to at least one of electrostatic discharge and electromagnetic susceptibility and is a current that is greater than a predetermined current and that causes an abnormal state.

Claims (64)

1. A semiconductor device comprising:

a potential supply terminal to which a potential is supplied;

an I/O terminal for exchanging a signal with an external device;

an I/O current detection load circuit electrically connected to the potential supply terminal and the I/O terminal; and

a current sensor circuit detecting an I/O current flowing through the I/O current detection load circuit,

wherein the current sensor circuit generates a sensor current proportional to the I/O current, and outputs the sensor current as output information, and

wherein the I/O current is an abnormal current flowing through the I/O terminal due to at least one of electrostatic discharge and electromagnetic susceptibility, and is a current greater than such a predetermined current as to become an abnormal state wherein when the I/O current flows through the I/O current detection load circuit, the I/O current detection load circuit generates an input voltage between a terminal into which the I/O current of the I/O current detection load circuit flows and a terminal from which the I/O current of the I/O current detection load circuit flows, and

wherein the I/O current detection load circuit has a first coefficient that is a ratio of the I/O current to the input voltage, the first coefficient being not constant with respect to the I/O current, and the I/O current and the input voltage being not proportional.

2. The semiconductor device according to claim 1 ,

wherein the current sensor circuit has a proportional circuit and a proportional current acquisition load circuit electrically connected to the proportional circuit,

wherein the proportional circuit has the input voltage as an input, outputs as an output voltage a voltage obtained by multiplying the input voltage by approximately a single multiple, causes the proportional current acquisition load circuit to input the output voltage, and passes the sensor current through the proportional current acquisition load circuit,

wherein the proportional current acquisition load circuit inputs the output voltage between a terminal into which the sensor current flows and a terminal from which the sensor current flows,

wherein the proportional current acquisition load circuit has a second coefficient that is a ratio of the sensor current to the output voltage, a ratio of the first coefficient to the second coefficient being approximately a single multiple and equivalent,

wherein the I/O current is a product of the first coefficient and the input voltage, the sensor current is a product of the second coefficient and the output voltage, the input voltage and the output voltage are equivalent since a ratio of the sensor current to the output voltage is approximately a single multiple, and the first coefficient and the second coefficient are equivalent since the ratio of the first coefficient to the second coefficient is approximately a single multiple, and

wherein the I/O current can be replaced by the product of the second coefficient and the output voltage, and the sensor current can be replaced by the product of the first coefficient and the input voltage, a ratio of the I/O current and the sensor current becomes approximately a single multiple, and the I/O current and the sensor current are proportional.

3. The semiconductor device according to claim 2 ,

wherein the I/O current detection load circuit and the proportional current acquisition load circuit are diodes, the diodes having the same cross-sectional structure, and

wherein each of the diodes includes at least one of a PN junction diode and a parasitic diode generated between a drain and a back gate of a MOS transistor.

4. The semiconductor device according to claim 2 ,

wherein the proportional circuit includes a transistor and a resistor.

5. The semiconductor device according to claim 2 ,

wherein the proportional current acquisition load circuit has the same size as the I/O current detection load circuit or a smaller size than the I/O current detection load circuit.

6. The semiconductor device according to claim 2 ,

wherein the current sensor circuit further has a conversion circuit that converts the sensor current into a sensor voltage, and

wherein the conversion circuit outputs the converted sensor voltage as the output information.

7. The semiconductor device according to claim 6 ,

wherein the conversion circuit includes a current mirror and a resistor.

8. The semiconductor device according to claim 7 ,

wherein the proportional circuit includes a transistor, a resistor, and a bias.

9. The semiconductor device according to claim 7 ,

wherein the proportional circuit includes a transistor and a diode-connected multi-stage stack of the transistor.

10. The semiconductor device according to claim 2 ,

wherein each of the I/O current detection load circuit and the proportional current acquisition load circuit includes at least one of a PN junction diode, a bipolar transistor, and a MOS transistor.

11. The semiconductor device according to claim 1 ,

wherein the current sensor circuit has a proportional circuit and a proportional current acquisition load circuit electrically connected to the proportional circuit,

wherein the proportional circuit has the input voltage as an input, outputs as an output voltage a voltage obtained by multiplying the input voltage by approximately a single multiple, causes the proportional current acquisition load circuit to input the output voltage, and passes the sensor current through the proportional current acquisition load circuit,

wherein the proportional current acquisition load circuit inputs the output voltage between a terminal into which the sensor current flows and a terminal from which the sensor current flows,

wherein the proportional current acquisition load circuit has a second coefficient that is a ratio of the sensor current to the output voltage, a ratio of the first coefficient to the second coefficient being approximately a constant multiple,

wherein the I/O current is a product of the first coefficient and the input voltage, the sensor current is a product of the second coefficient and the output voltage, the input voltage and the output voltage are equivalent since the ratio of the input current to the output voltage is approximately a single multiple, and the first coefficient and the second coefficient are proportional since the ratio of the first coefficient to the second coefficient is approximately a constant multiple, and

wherein the I/O current is proportional to the product of the second coefficient and the output voltage, the sensor current is proportional to the product of the first coefficient and the input voltage, and the I/O current and the sensor current is proportional.

12. The semiconductor device according to claim 11 ,

wherein the I/O current detection load circuit and the proportional current acquisition load circuit are diodes, the diodes having the same cross-sectional structure, and

wherein each of the diodes includes at least one of a PN junction diode and a parasitic diode generated between a drain and a back gate of a MOS transistor.

13. The semiconductor device according to claim 1 , further comprising an information processing circuit electrically connected to the current sensor circuit and processing the output information outputted from the current sensor circuit.

14. The semiconductor device according to claim 13 ,

wherein the information processing circuit outputs an abnormal signal indicating that the abnormal current has flowed through at least one of the potential supply terminal and the I/O terminal when the output information exceeds a predetermined threshold.

15. The semiconductor device according to claim 13 , further comprising a comparison circuit comparing the sensor current to a reference value,

wherein the comparison circuit increases malfunction tolerance of the information processing circuit when the sensor current is greater than the reference value.

16. The semiconductor device according to claim 13 , further comprising a comparison circuit comparing the sensor current to a reference value,

wherein the comparison circuit invalidates data handled by the information processing circuit when the sensor current is greater than the reference value.

17. The semiconductor device according to claim 1 ,

wherein the potential is a power supply potential or a ground potential.

18. A semiconductor device comprising:

a first potential supply terminal to which a first potential is supplied;

an I/O terminal for exchanging a signal with an external device;

a first I/O current detection load circuit electrically connected to the first potential supply terminal and the I/O terminal;

a first current sensor circuit detecting a first I/O current that flows through the first I/O current detection load circuit;

a second potential supply terminal to which a second potential different from the first potential is supplied;

a second I/O current detection load circuit electrically connected to the second potential supply terminal and the I/O terminal; and

a second current sensor circuit detecting a second I/O current flowing through the second I/O current detection load circuit,

wherein the first current sensor circuit generates a first sensor current proportional to the first I/O current, and outputs the first sensor current as first output information,

wherein the second current sensor circuit generates a second sensor current proportional to the second I/O current, and outputs the second sensor current as second output information, and

wherein at least one of the first I/O current and the second I/O current is an abnormal current that flows through the I/O terminal due to at least one of electrostatic discharge and electromagnetic susceptibility, and is a current greater than such a predetermined current as to become an abnormal state.

19. The semiconductor device according to claim 18 , further comprising an information processing circuit electrically connected to the first current sensor circuit and the second current sensor circuit and processing at least one of the first output information and the second output information.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2022
From: SHIMADA, KAZUKI
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 062033/0049 →
Priority Claims (1)
JP 2021-214600 · Dec 28, 2021 · national
Continuity (1)
Related Publication 20230204657A1 · Jun 29, 2023
References Cited (11)
US 8519929B2 · Umezaki · 2013 [cited by examiner]
US 10361665B2 · Matsuno · 2019 [cited by examiner]
US 11114849B2 · Narita · 2021 [cited by examiner]
US 20080106453A1 · Hotta et al. · 2008 [cited by applicant]
US 20150124137A1 · Sato et al. · 2015 [cited by applicant]
US 20160285255A1 · O'Donnell et al. · 2016 [cited by applicant]
EP 3249417A2 · 2017 [cited by applicant]
JP 2008124572A · 2008 [cited by applicant]
WO 2013175959A1 · 2013 [cited by applicant]
A. Patnaik; et al., “On-Chip sensors to measure level of transient events,” [online], 2017, 39th Electrical Overstress / Electrostatic Discharge Symposium (EOS/ESD). [cited by applicant]
Notice of Reasons for Refusal issued in corresponding Japanese Application No. 2021-214600, dated Mar. 4, 2025. [cited by applicant]