IP Library Granted Patent US 12,190,829
Granted Patent B2
US 12,190,829 · App. 18/062,516 · Granted Jan 7, 2025

Organic light emitting diode display device including selecting unit and method of driving the same

Inventors: Joon-Ki Kim (Paju-si, KR); Ji-Eun Lee (Paju-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3291G09G3/3225G09G3/3233G09G3/3266G09G2300/0842G09G2310/027G09G2310/0278G09G2310/08G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,190,829
App. No.
18/062,516
Granted
Jan 7, 2025
Kind
B2
Abstract

An organic light emitting diode display device includes: a timing controlling unit generating an image data, a data control signal and a gate control signal; a data driving unit generating a data voltage using the image data and the data control signal and including an output channel outputting one of the data voltage and a pre-charge voltage; a gate driving unit generating a gate 1 voltage, a gate 2 voltage, a gate 3 voltage, an emission 1 voltage and an emission 2 voltage using the gate control signal; a display panel including a subpixel, a gate line, a data line and a reset line, the subpixel including first to seventh transistors, a storage capacitor and a light emitting diode; and a selecting unit connecting the output channel to one of the data line and the reset line.

Claims (63)

1. An organic light emitting diode display device, comprising:

a timing controlling circuit for generating an image data, a data control signal and a gate control signal;

a data driving circuit for generating a data voltage based on the image data and the data control signal, the data driving circuit including an output channel for outputting the data voltage and a pre-charge voltage in two different operations, respectively;

a gate driving circuit for generating a first gate voltage, a second gate voltage, a third gate voltage, a first emission voltage and a second emission voltage based on the gate control signal;

a display panel including a subpixel, a gate line, a data line and a reset line, the subpixel including first, second, third, fourth, fifth, sixth, and seventh transistors, a storage capacitor and a light emitting diode, the gate line for transmitting the first gate voltage, the second gate voltage, the third gate voltage, the first emission voltage, and the second emission voltage to the subpixel, and the reset line for transmitting the pre-charge voltage to the subpixel; and

a selecting circuit connecting the output channel to one of the data line or the reset line, the selecting circuit including a first mux transistor a second mux transistor and a third mux transistor, the second mux transistor configured to connect the pre-charge voltage to an anode of the light emitting diode through the reset line in a first operation and connect the anode of the light emitting diode to a voltage detecting unit through the reset line in a second operation subsequent to the first operation, the third mux transistor configured to connect the data voltage to the data line in a third operation subsequent to the second operation, and the data line different from the reset line.

2. The display device of claim 1 , wherein the data driving circuit includes a first switch connected between the pre-charge voltage and the output channel, an analog-digital converter, and a second switch connected between the output channel and the analog-digital converter.

3. The display device of claim 2 , wherein the first mux transistor is connected to an anode reset voltage and the second and third mux transistors are connected to the output channel.

4. The display device of claim 3 , wherein the driving transistor is configured to be switched according to a voltage of a first electrode of the storage capacitor and is connected to the first, second, fourth and fifth transistors and the storage capacitor,

wherein the first transistor is configured to be switched according to the first gate voltage and is connected to the driving transistor, the fourth and fifth transistors and the storage capacitor,

wherein the second transistor is configured to be switched according to the second gate voltage and is connected to the data line, the driving transistor and the third transistor,

wherein the third transistor is configured to be switched according to the first emission voltage and is connected to the driving transistor, the second transistor, the storage capacitor and a high level voltage,

wherein the fourth transistor is configured to be switched according to the first emission voltage and is connected to the driving transistor and the first, fifth, sixth and seventh transistors,

wherein the fifth transistor is configured to be switched according to the third gate voltage and is connected to the driving transistor, the first and fourth transistors and an initial voltage,

wherein the sixth transistor is configured to be switched according to the second gate voltage and is connected to the reset line, the fourth and seventh transistors and an anode reset capacitor, and

wherein the seventh transistor is configured to be switched according to the second emission voltage and is connected to the fourth and sixth transistors and the light emitting diode.

5. The display device of claim 3 , wherein during a first time period of an emission compensation frame,

the first switch is configured to be on an on state, and the second switch is configured to be on an off state,

the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,

the second, sixth and seventh transistors are configured to be turned on, and the first, third, fourth and fifth transistors are configured to be turned off, and

the anode of the light emitting diode is configured to receive the pre-charge voltage, and

wherein during a second time period of the emission compensation frame,

the first switch is configured to be on an off state, and the second switch is configured to be on an on state,

the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,

the second, sixth and seventh transistors are configured to be turned on, and the first, third, fourth and fifth transistors are configured to be turned off, and

the analog-digital converter is configured to receive a voltage at the anode of the light emitting diode.

6. The display device of claim 3 , wherein during a third-first time period of a sampling compensation frame,

the first and second switches are each configured to be on an off state,

the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,

the first and fifth transistors are configured to be turned on, and the second, third, fourth, sixth and seventh transistors are configured to be turned off, and

a gate electrode of the driving transistor and a first electrode of the storage capacitor are configured to receive an initial voltage,

wherein during a second time period of the sampling compensation frame,

the first and second switches are each configured to be on the off state,

the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,

the first, second and sixth transistors are configured to be turned on, and the third, fourth, fifth and seventh transistors are configured to be turned off, and

the gate electrode of the driving transistor and the first electrode of the storage capacitor are configured to receive the data voltage, and

wherein during a third time period of the sampling compensation frame,

the first switch is configured to be on the off state and the second switch is configured to be on an on state,

the first and third mux transistors are configured to be turned off, and the second mux transistor is configured to be turned on,

the second, third, fourth and sixth transistors are configured to be turned on, and the first, fifth and seventh transistors are configured to be turned off, and

the analog-digital converter is configured to receive a current of the driving transistor.

7. The display device of claim 3 , wherein during a first time period of a driving compensation frame,

the first and second switches are each configured to be on an off state,

the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,

the first and fifth transistors are configured to be turned on, and the second, third, fourth, sixth and seventh transistors are configured to be turned off, and

a gate electrode of the driving transistor and a first electrode of the storage capacitor are configured to receive an initial voltage,

wherein during a second time period of the driving compensation frame,

the first and second switches are each configured to be on the off state,

the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,

the first, second and sixth transistors are configured to be turned on, and the third, fourth, fifth and seventh transistors are configured to be turned off, and

the gate electrode of the driving transistor and the first electrode of the storage capacitor are configured to receive the data voltage, and

wherein during a third time period of the driving compensation frame,

the first and second switches are each configured to be on the off state,

the first and second mux transistors are configured to be turned off, and the third mux transistor is configured to be turned on,

the second, fourth and seventh transistors are configured to be turned on, and the first, second, fifth and sixth transistors are configured to be turned off, and

the light emitting diode is configured to receive a current of the driving transistor, and emit a light.

8. The display device of claim 3 , wherein during a first time period of an anode reset frame,

the first and second switches each are configured to be on an off state,

the second and third mux transistors are configured to be turned off, and the first mux transistor is configured to be turned on,

the second, fifth, sixth and seventh transistors are configured to be turned on, and the first, third and fourth transistors are configured to be turned off, and

an anode of the light emitting diode is configured to receive the anode reset voltage.

9. The display device of claim 1 , wherein the first transistor is configured to be switched according to the first gate voltage, the second and sixth transistors are configured to be switched according to the second gate voltage, the third and fourth transistors are configured to be switched according to the first emission voltage, the fifth transistor is configured to be switched according to the third gate voltage, and the seventh transistor is configured to be switched according to the second emission voltage.

10. The display device of claim 1 , wherein the first mux transistor is connected between an anode reset voltage and the reset line, the second mux transistor is connected between the output channel and the reset line, and the third mux transistor is connected between the output channel and the data line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2022
From: KIM, JOON-KI; LEE, JI-EUN
To: LG DISPLAY CO., LTD.
Reel/Frame 062074/0024 →
Priority Claims (1)
KR 10-2021-0187520 · Dec 24, 2021 · national
Continuity (1)
Related Publication 20230206863A1 · Jun 29, 2023
References Cited (16)
US 11017730B2 · Hwang · 2021 [cited by examiner]
US 11037493B2 · Chang · 2021 [cited by examiner]
US 11380254B2 · Kim · 2022 [cited by examiner]
US 11869447B2 · Yoo · 2024 [cited by examiner]
US 20130162617A1 · Yoon · 2013 [cited by examiner]
US 20150035734A1 · Lee · 2015 [cited by examiner]
US 20150138183A1 · Kishi · 2015 [cited by examiner]
US 20160071445A1 · Kim · 2016 [cited by examiner]
US 20170004764A1 · Kim · 2017 [cited by examiner]
US 20190371240A1 · Mitani · 2019 [cited by examiner]
US 20200118487A1 · Kim · 2020 [cited by examiner]
US 20200184893A1 · Dong · 2020 [cited by examiner]
US 20220284860A1 · Lin · 2022 [cited by examiner]
KR 1020170030153A · 2017 [cited by applicant]
KR 1020200005695A · 2020 [cited by applicant]
KR 1020200070868A · 2020 [cited by applicant]