IP Library › Granted Patent US 12,360,174
Granted Patent B2
US 12,360,174 · App. 18/064,413 · Granted Jul 15, 2025

Inverter diagnostic testing methods and apparatus

Inventors: Stan Rex Simms (Arden, NC); Irving A. Gibbs (Mills River, NC); Gabriel Braga (Minas Gerais, BR); Thomas A. Farr (Candler, NC)
Assignee: Eaton Intelligent Power Limited
G01R31/42H02M7/487
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,360,174
App. No.
18/064,413
Granted
Jul 15, 2025
Kind
B2
Abstract

Methods of testing a multilevel inverter include selectively pulsing (i.e., attempting to turn on) at least one of the inner and outer switches of the inverter and determining a status of at least one of the inner switches, the outer switches and the neutral clamping diodes of the inverter based whether the pulsed at least one of the inner and outer switches desaturates. The pulsing may be preceded by charging the DC bus to a predetermined voltage magnitude that is less than a nominal working voltage magnitude of the DC bus, e.g., the predetermined voltage magnitude may be around 50% or less of the nominal working voltage magnitude.

Claims (52)

1. A method of testing a multilevel inverter comprising a plurality of poles coupled to a DC bus, each pole having inner and outer switches and a neutral clamping diode coupled thereto, the method comprising:

charging the DC bus to a predetermined voltage magnitude that is less than a nominal working voltage magnitude of the DC bus;

selectively pulsing at least one of the inner and outer switches; and

determining a status of at least one of the inner switches, the outer switch and the neutral clamping diodes based whether the pulsed at least one of the inner and outer switches desaturates.

2. The method of claim 1 , wherein the predetermined voltage magnitude is around 50% or less of the nominal working voltage magnitude.

3. The method of claim 1 :

wherein the charging of the DC bus comprises:

connecting the DC bus to a DC power source to charge the DC bus; and

disconnecting the DC bus from the DC power source responsive to a magnitude of a voltage of the DC bus meeting or exceeding the predetermined voltage magnitude; and

wherein the pulsing occurs after disconnecting the DC bus from the DC power source.

4. The method of claim 1 , wherein the pulsing is for a duration sufficient to allow desaturation of the pulsed switch without exceeding ratings of the switches and diodes of the inverter.

5. The method of claim 1 , further comprising:

selectively pulsing at least one of the inner and outer switches; and

responsively determining a status of at least one of the inner switches and the outer switches based whether a non-zero phase current for a load attached to the inverter occurs.

6. A method of testing a multilevel inverter comprising a plurality of poles coupled to a DC bus, each pole having inner and outer switches and a neutral clamping diode coupled thereto, the method comprising:

by charging the DC bus to a predetermined voltage magnitude that is less than a nominal working voltage magnitude of the DC bus;

selectively pulsing at least one the inner and outer switches; and

determining a status of at least one of the inner switches and the outer switches based whether a non-zero phase current for a load attached to the inverter occurs in response to the pulsing.

7. The method of claim 6 , wherein the predetermined voltage magnitude is around 50% or less of the nominal working voltage magnitude.

8. The method of claim 6 :

wherein the charging of the DC bus comprises:

connecting the DC bus to a DC power source to charge the DC bus; and

disconnecting the DC bus from the DC power source responsive to a magnitude of a voltage of the DC bus meeting or exceeding the predetermined voltage magnitude; and

wherein the pulsing occurs after disconnecting the DC bus from the DC power source.

9. A method of testing a multilevel inverter comprising a positive pole and a negative pole coupled to a DC bus, each of the positive and negative poles comprising an outer switch, an inner switch and a neutral clamping diode, the method comprising:

charging the DC bus to a predetermined voltage magnitude that is less than a nominal working voltage magnitude of the DC bus;

pulsing one of the outer switches; and

determining a status of at least one of the inner switches and the neutral clamping diodes based on whether the one of the outer switches desaturates in response to the pulsing.

10. The method of claim 9 , further comprising:

pulsing the inner switches of the positive and negative poles; and

determining a status of at least one of the positive pole inner switch, the negative pole outer switch and the positive pole outer switch based on whether either of the pulsed inner switches desaturates.

11. The method of claim 9 , further comprising:

pulsing the inner and outer switches of a first one of the positive and negative poles; and

determining a status of at least one of the inner switch and the neutral clamping diode of a second one of the positive and negative poles based on whether either of the pulsed inner and outer switches desaturates.

12. The method of claim 11 , further comprising:

pulsing one of a combination of the positive pole inner switch for a first phase and the negative pole inner switch for a second phase or the negative pole inner switch for the second phase; and

determining a status of the positive pole inner switch for the first phase based on whether the pulsing of the one of the combination of the positive pole inner switch for a first phase and the negative pole inner switch for a second phase or the negative pole inner switch for the second phase produces a current in the first phase.

13. The method of claim 12 , wherein the inverter comprises at least two phases, each comprising positive and negative poles, the method further comprising:

pulsing one of the negative pole inner switch of the second phase or a combination of a positive pole inner switch of a first phase and a negative pole inner switch of a second phase; and

determining a status of a positive pole outer switch of the first phase based on whether the pulsing of the one of the negative pole inner switch of the second phase or a combination of a positive pole inner switch of a first phase and a negative pole inner switch of a second phase produces a current in the first phase.

14. The method of claim 13 , further comprising:

pulsing one of the negative pole inner switch of the second phase, a combination of the positive pole outer switch of the first phase and the negative pole inner switch of the second phase or a combination of the negative pole inner switch and the negative pole outer switch of the second phase or a third phase; and

determining a status of the positive pole inner switch of the second phase based on whether the pulsing of the one of the negative pole inner switch of the second phase, a combination of the positive pole outer switch of the first phase and the negative pole inner switch of the second phase or a combination of the negative pole inner switch and the negative pole outer switch of the first phase or a third phase produces a current in the first phase.

15. The method of claim 14 , further comprising:

pulsing one of a combination of the positive pole outer switch of the first phase, the positive pole inner switch of the first phase and the negative pole inner switch of the second phase or a combination of the positive pole inner switch of the first phase and the negative pole inner and outer switches of the second phase or the third phase; and

determining the status of the positive pole inner switch of the first phase based on whether the pulsing of the one of a combination of the positive pole outer switch of the first phase, the positive pole inner switch of the first phase and the negative pole inner switch of the second phase or a combination of the positive pole inner switch of the first phase and the negative pole inner and outer switches of the second phase or the third phase produces a non-zero current in the first phase.

16. The method of claim 14 , further comprising:

pulsing a combination of the positive pole outer switch for the first phase, the positive pole inner switch for the first phase and the negative pole inner switch for the second phase;

determining a status of the positive pole outer switch of the first phase based on whether the pulsing of the combination of the positive pole outer switch for the first phase, the positive pole inner switch for the first phase and the negative pole inner switch for the second phase produces a current in the first phase; and

if the pulsing of the combination of the positive pole outer switch for the first phase, the positive pole inner switch for the first phase and the negative pole inner switch for the second phase does not produce a current in the first phase:

pulsing a combination of the positive pole outer switch for the first phase, the positive pole inner switch for the first phase and the negative pole inner switch for the third phase; and

determining a status of the positive pole outer switch for the first phase based on whether the pulsing of the combination of the positive pole outer switch for the first phase, the positive pole inner switch for the first phase and the negative pole inner switch for the third phase produces a current in the first phase.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2022
From: SIMMS, STAN REX; GIBBS, IRVING A.; BRAGA, GABRIEL; FARR, THOMAS A.
To: EATON INTELLIGENT POWER LIMITED
Reel/Frame 062054/0895 →
Continuity (1)
Related Publication 20240192284A1 · Jun 13, 2024
References Cited (17)
US 10093351B2 · Kumagai et al. · 2018 [cited by applicant]
US 11119159B2 · He et al. · 2021 [cited by applicant]
US 20050281065A1 · Nojima · 2005 [cited by examiner]
US 20130148391A1 · Grbovic · 2013 [cited by examiner]
US 20140218826A1 · Majarov · 2014 [cited by examiner]
US 20150070047A1 · Yan et al. · 2015 [cited by applicant]
US 20180026550A1 · Dent · 2018 [cited by examiner]
US 20200044457A1 · Miyake et al. · 2020 [cited by applicant]
US 20200247464A1 · Koikegami et al. · 2020 [cited by applicant]
US 20230120415A1 · Striegl · 2023 [cited by examiner]
CN 112858953A · 2021 [cited by applicant]
DE 202020104644U1 · 2021 [cited by examiner]
EP 2728734A1 · 2014 [cited by examiner]
EP 2988408A1 · 2016 [cited by examiner]
EP 3923432A1 · 2021 [cited by examiner]
WO WO2005109590A1 · 2005 [cited by examiner]
Office Action dated Jan. 30, 2025 from related Chilean Patent Application No. 202303383, (and English Translation), 26 pages. [cited by applicant]