IP Library › Granted Patent US 12,315,205
Granted Patent B2
US 12,315,205 · App. 18/095,876 · Granted May 27, 2025

Systems and methods for signaling neural network post-filter overlap and sublayer frame rate upsampling information in video coding

Inventors: Sachin G. Deshpande (Camas, WA); Ahmed Cheikh Sidiya (Morgantown, WV)
Assignee: Sharp Kabushiki Kaisha
G06T9/002H04N19/70H04N19/80H04N19/86
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,315,205
App. No.
18/095,876
Granted
May 27, 2025
Kind
B2
Abstract

A device may be configured to perform filtering based on information included in a neural network post-filter characteristics message. In one example, the neural network post-filter characteristics message includes an instance of syntax element specifying a number of interpolated pictures generated by a post-processing filter for each of a number of sublayers associated with the neural network post-filter characteristics message.

Claims (23)

1. A method of performing neural network filtering for video data, the method comprising:

receiving a neural network post-filter characteristics message specifying a neural network that may be used as a post-processing filter;

parsing a nnpfc_constant_patch_size_flag syntax element in the neural network post-filter characteristics message, wherein (i) the nnpfc_constant_patch_size_flag syntax element equal to 1 indicates that the post-processing filter accepts exactly a patch size indicated by a nnpfc_patch_width_minus1 syntax element and a nnpfc_patch_height_minus1 syntax element as input, and (ii) the nnpfc_constant_patch_size_flag syntax element equal to 0 indicates that the post-processing filter accepts as input any patch size with a value of inpPatchWidth+2*overlapSize being a positive integer multiple of an indicated width and a value of inpPatchHeight+2*overlapSize being a positive integer multiple of an indicated height,

wherein,

inpPatch Width is a patch size width,

inpPatchHeight is a patch size height, and

overlapSize is indicated by a nnpfc_overlap syntax element in the neural network post-filter characteristics message, wherein the nnpfc_overlap syntax element indicates overlapping horizontal and vertical sample counts of adjacent input tensors of the post-processing filter.

2. A device comprising one or more processors configured to:

receive a neural network post-filter characteristics message specifying a neural network that may be used as a post-processing filter;

parse a nnpfc_constant_patch_size_flag syntax element in the neural network post-filter characteristics message, wherein (i) the nnpfc_constant_patch_size_flag syntax element equal to 1 indicates that the post-processing filter accepts exactly a patch size indicated by a nnpfc_patch_width_minus1 syntax element and a nnpfc_patch_height_minus1 syntax element as input, and (ii) the nnpfc_constant_patch_size_flag syntax element equal to 0 indicates that the post-processing filter accepts as input any patch size with a value of inpPatchWidth+2*overlapSize being a positive integer multiple of an indicated width and a value of inpPatchHeight+2*overlapSize being a positive integer multiple of an indicated height,

wherein,

inpPatch Width is a patch size width,

inpPatchHeight is a patch size height, and

overlapSize is indicated by a nnpfc_overlap syntax element in the neural network post-filter characteristics message, wherein the nnpfc_overlap syntax element indicates overlapping horizontal and vertical sample counts of adjacent input tensors of the post-processing filter.

3. The device of claim 2 , wherein the device includes a video decoder.

4. A device comprising one or more processors configured to:

signal a neural network post-filter characteristics message specifying a neural network that may be used as a post-processing filter;

signal a nnpfc_constant_patch_size_flag syntax element in the neural network post-filter characteristics message, wherein (i) the nnpfc_constant_patch_size_flag syntax element equal to 1 indicates that the post-processing filter accepts exactly a patch size indicated by a nnpfc_patch_width_minus1 syntax element and a nnpfc_patch_height_minus1 syntax element as input, and (ii) the nnpfc_constant_patch_size_flag syntax element equal to 0 indicates that the post-processing filter accepts as input any patch size with a value of inpPatchWidth+2*overlapSize being a positive integer multiple of an indicated width and a value of inpPatchHeight+2*overlapSize being a positive integer multiple of an indicated height,

wherein,

inpPatch Width is a patch size width,

inpPatchHeight is a patch size height, and

overlapSize is indicated by a nnpfc_overlap syntax element in the neural network post-filter characteristics message, wherein the nnpfc_overlap syntax element indicates overlapping horizontal and vertical sample counts of adjacent input tensors of the post-processing filter.

5. The device of claim 4 , wherein the device includes a video encoder.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2023
From: DESHPANDE, SACHIN G.; CHEIKH SIDIYA, AHMED
To: SHARP KABUSHIKI KAISHA
Reel/Frame 062347/0996 →
Continuity (2)
Provisional Application 63436521 · Dec 31, 2022
Related Publication 20240221231A1 · Jul 4, 2024
References Cited (23)
US 20200304836A1 · Li · 2020 [cited by examiner]
US 20220217403A1 · Choi · 2022 [cited by examiner]
US 20220256227A1 · Rezazadegan Tavakoli · 2022 [cited by examiner]
US 20220329837A1 · Li · 2022 [cited by examiner]
US 20220337853A1 · Li · 2022 [cited by examiner]
US 20220337857A1 · Choi · 2022 [cited by examiner]
US 20220394308A1 · Li · 2022 [cited by examiner]
Deshpande (Sharplabs) S et al: “AHG9: On NNPFC SEI Message”, 141. MPEG Meeting; Jan. 16, 2023-Jan. 20, 2023; Online; (Motion Picture Expert Group or ISO/IEC JTC1/SC29/WG11), No. m61629, Jan. 12, 2023 (Jan. 12, 2023), XP… [cited by applicant]
Y-K Wang (Bytedance) et al: “AHG9: Miscellaneous aspects of the two neural-network post-filtering SEI messages”, 28. JVET Meeting; Oct. 21, 2022-Oct. 28, 2022; Mainz; (The Joint Video Exploration Team of ISO/IEC JTC1/SC… [cited by applicant]
IVET-AA2006-v2 “Additional SEI messages for VSEI (Draft 2)” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 27th Meeting, by teleconference, Jul. 13-22, 2022. [cited by applicant]
JVET-Z0082-v2 “AHG11: Content-adaptive neural network post-filter” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 26th Meeting, by teleconference, Apr. 20-29, 2022. [cited by applicant]
“Test Model of Incremental Compression of Neural Networks for Multimedia Content Description and Analysis (INCTM),” ISO/IEC JTC 1/SC 29/WG 04, N0179. Feb. 4, 2022. [cited by applicant]
JVET-Z0052-v1 “AHG9: NNR post-filter SEI message” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 26th Meeting, by teleconference, Apr. 20-29, 2022. [cited by applicant]
JVET-Y2006-v1 “Additional SEI messages for VSEI (Draft 6)” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 25th Meeting, by teleconference, Jan. 12-21, 2022. [cited by applicant]
Rec. ITU-T H.274 “Versatile supplemental enhancement information messages for coded video bitstreams” (Aug. 2020). [cited by applicant]
Rec. ITU-T H.273 “Coding-independent code point for video signal type identification” (Jul. 2021). [cited by applicant]
JVET-G1001-v1 “Algorithm Description of Joint Exploration Test Model 7 (JEM 7)” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 7th Meeting: Torino, IT, Jul. 13-21, 2017. [cited by applicant]
JVET-J1001-v2 “Verastile Video Coding (Draft 1)” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 10th Meeting: San Diego, US, Apr. 10-20, 2018. [cited by applicant]
JVET-T2001-v2 “Verastile Video Coding Editorial Refinements on Draft 10)” Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29, 20th Meeting, by teleconference, Oct. 7-16, 2020. [cited by applicant]
ITU-T H.265 “High efficiency video coding” (Dec. 2016). [cited by applicant]
ITU-T H.264 “Advanced video coding for generic audiovisual services” (Oct. 2016). [cited by applicant]
ISO/IEC FDIS 15938-17. “Information technology—Multimedia content description interface—Part 17: Compression of neural networks for multimedia content description and analysis” ISO/IEC 15938-17:2020(E). 2021. [cited by applicant]
“Information technology—MPEG video technologies—Part 7: Versatile supplemental enhancement information messages for coded video bitstreams, Amendment 1: Additional SEI messages” 28th Meeting of ISO/IEC JTC1/SC29/WG5 9, … [cited by applicant]
Cited By (2)
US 12,621,494 US 12,684,225