IP Library › Granted Patent US 12,279,064
Granted Patent B2
US 12,279,064 · App. 18/113,059 · Granted Apr 15, 2025

Image compensation circuit for gamma calibration

Inventors: Wei-Jhe Ma (Taichung, TW); Feng-Ting Pai (Hsinchu, TW); Jun-Yu Yang (Hsinchu, TW); Hsin-Yu Pan (Hsinchu County, TW)
Assignee: NOVATEK Microelectronics Corp.
H04N5/202G06V10/761G09G3/3208H04N9/69G09G2320/0276G09G2320/0673
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,279,064
App. No.
18/113,059
Granted
Apr 15, 2025
Kind
B2
Abstract

An image compensation circuit for controlling a luminance of a display panel is configured to: receive a plurality of image data; perform gamma tuning to convert the plurality of image data into a plurality of original gamma codes according to a plurality of first compensation values corresponding to a first operation mode; calculate a plurality of gamma difference values between the plurality of first compensation values and a plurality of second compensation values corresponding to a second operation mode; and calculate a plurality of output gamma codes corresponding to the second operation mode according to the plurality of original gamma codes by using the plurality of gamma difference values.

Claims (27)

1. An image compensation circuit for controlling a luminance of a display panel, the image compensation circuit being configured to:

receive a plurality of image data;

perform gamma tuning to convert the plurality of image data into a plurality of original gamma codes according to a plurality of first compensation values corresponding to a first operation mode;

calculate a plurality of gamma difference values between the plurality of first compensation values and a plurality of second compensation values corresponding to a second operation mode; and

calculate a plurality of output gamma codes corresponding to the second operation mode according to the plurality of original gamma codes by using the plurality of gamma difference values.

2. The image compensation circuit of claim 1 , wherein the plurality of gamma difference values are stored in a look-up table (LUT).

3. The image compensation circuit of claim 1 , wherein the plurality of gamma difference values are calculated when the image compensation circuit is configured to operate in the second operation mode.

4. The image compensation circuit of claim 1 , wherein each of the plurality of gamma difference values corresponds to one of a plurality of data values of the plurality of image data and one of a plurality of operation modes.

5. The image compensation circuit of claim 1 , wherein the plurality of first compensation values are used to compensate for a voltage drop on the display panel in the first operation mode, and the plurality of second compensation values are used to compensate for the voltage drop on the display panel in the second operation mode.

6. The image compensation circuit of claim 1 , wherein each of the plurality of gamma difference values is a difference of a first compensation value among the plurality of first compensation values and a second compensation value among the plurality of second compensation values corresponding to the same pixel.

7. An image compensation circuit for controlling a luminance of a display panel, the image compensation circuit being configured to:

receive a plurality of image data;

perform gamma tuning to convert the plurality of image data into a plurality of gamma codes according to a plurality of compensation values; and

calibrate the plurality of gamma codes after the plurality of gamma codes are generated in the gamma tuning.

8. The image compensation circuit of claim 7 , wherein the plurality of gamma codes are calibrated when a setting of the image compensation circuit is modified.

9. The image compensation circuit of claim 7 , wherein the plurality of gamma codes are calibrated when a value of the plurality of gamma codes fails to meet a requirement.

10. The image compensation circuit of claim 7 , wherein the plurality of compensation values are used to compensate for a voltage drop on the display panel.

11. The image compensation circuit of claim 7 , further being configured to apply a calibration difference value to calibrate the plurality of gamma codes.

12. The image compensation circuit of claim 11 , wherein the calibration difference value is stored in a look-up table (LUT).

13. An image compensation circuit for controlling a luminance of a display panel, the image compensation circuit being configured to:

receive a plurality of image data;

calculate a plurality of first compensation values corresponding to a first setting; and

calculate at least one parameter for generating a plurality of second compensation values corresponding to a second setting according to the plurality of first compensation values.

14. The image compensation circuit of claim 13 , further being configured to perform gamma tuning to convert the plurality of image data into a plurality of gamma codes according to the plurality of second compensation values generated by using the at least one parameter when the second setting is applied in the image compensation circuit.

15. The image compensation circuit of claim 13 , wherein the at least one parameter comprises at least one of a gain and an offset.

16. The image compensation circuit of claim 13 , wherein the plurality of first compensation values are used to compensate for a voltage drop on the display panel in the first setting, and the plurality of second compensation values are used to compensate for the voltage drop on the display panel in the second setting.

17. The image compensation circuit of claim 13 , wherein the at least one parameter is calculated before gamma tuning is performed.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2023
From: MA, WEI-JHE; PAI, FENG-TING; YANG, JUN-YU; PAN, HSIN-YU
To: NOVATEK MICROELECTRONICS CORP.
Reel/Frame 062774/0579 →
Continuity (2)
Provisional Application 63321077 · Mar 17, 2022
Related Publication 20230300284A1 · Sep 21, 2023
References Cited (17)
US 10818210B2 · Ma · 2020 [cited by examiner]
US 11158245B2 · Yum · 2021 [cited by examiner]
US 11170687B2 · Heo · 2021 [cited by examiner]
US 11244610B2 · Li · 2022 [cited by examiner]
US 11295674B2 · Yang · 2022 [cited by examiner]
US 11462164B1 · Orio · 2022 [cited by examiner]
US 11610528B2 · Kim · 2023 [cited by examiner]
US 20170053596A1 · Hyun · 2017 [cited by examiner]
US 20200051508A1 · Tan · 2020 [cited by examiner]
US 20200111423A1 · Orio · 2020 [cited by examiner]
US 20200251033A1 · Ma · 2020 [cited by examiner]
US 20200279519A1 · Orio · 2020 [cited by examiner]
US 20210020098A1 · Yum · 2021 [cited by examiner]
US 20210193034A1 · Li · 2021 [cited by examiner]
US 20220198977A1 · Kim · 2022 [cited by examiner]
CN 106652874B · 2020 [cited by applicant]
TW 202137747A · 2021 [cited by applicant]