IP Library Granted Patent US 12,336,148
Granted Patent B2
US 12,336,148 · App. 18/120,046 · Granted Jun 17, 2025

Thermal management solution for power stage comprising top-cooled power semiconductor switching devices

Inventors: Ruoyu Hou (Kanata, CA); Juncheng Lu (Kanata, CA)
Assignee: GaN Systems Inc.
H05K7/20409H01L23/3672H05K1/0216H05K1/185H05K2201/066H05K2201/10166
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,336,148
App. No.
18/120,046
Granted
Jun 17, 2025
Kind
B2
Abstract

A power stage assembly for improved thermal dissipation and EMC for top-cooled semiconductor power switching devices, e.g. high voltage, high current lateral GaN power transistors in embedded die packages. The power switching devices are mounted on a PCB substrate, with electrical connections between a bottom side of each device package and the PCB. Each device package has a thermal pad on the top-side. A heat-spreader is secured in thermal contact with the thermal pads of each device, and a heatsink is in thermal contact with the heat-spreader. The heat-spreader is a multilayer structure comprising: a thermally conductive metal substrate layer in contact with the heatsink; a conductive layer providing an EMC layer which is connected to power ground; a conductive layer defining large area thermal pads in thermal contact with thermal pads of each die; and dielectric material electrically isolating conductive layers of the heat-spreader.

Claims (55)

1. A power stage assembly for top-cooled semiconductor power switching devices comprising:

a PCB substrate

a plurality of embedded die packages, each die package comprising a semiconductor power switching device comprising at least one power transistor, having electrical contact areas on a front-side of the embedded die package and a thermal pad on the back side of the embedded die package;

the plurality of embedded die packages being mounted on the PCB substrate with electrical connections between conductive traces of the PCB and the electrical contact areas on the front-side of each die package;

a heat-spreader in thermal contact with the thermal pads on the back-side of each die package; the heat-spreader being secured to the PCB substrate; and a heatsink in thermal contact with the heat-spreader;

wherein the heat-spreader is a multilayer structure comprising:

a first layer comprising a thermally conductive metal substrate layer in contact with the heatsink;

a second layer comprising a thermally conductive dielectric layer;

a third layer comprising an electrically conductive and thermally conductive material defining an electromagnetic compatibility (EMC) shielding layer;

a fourth layer comprising a thermally conductive dielectric layer;

a fifth layer comprising an electrically conductive and thermally conductive material defining thermal pads in thermal contact with thermal pads of each die package;

the dielectric layers providing electrical isolation between said conductive layers; and the EMC shielding layer being interconnected to power ground; and the thermal pads of the fifth layer having an area larger than an area of the thermal pad of each embedded die package to provide lateral heat-spreading.

2. The power stage assembly of claim 1 , wherein said layers of the heat-spreader are provided by a multi-layer insulated metal substrate (IMS).

3. The power stage assembly of claim 1 , wherein the top-cooled power switching devices are GaN power switching devices.

4. The power stage assembly of claim 1 , configured for a half-bridge switch topology, a full-bridge switch topology, or other switch topology comprising a plurality of power switching devices.

5. The power stage assembly of claim 1 , wherein the thermal pads of the embedded die packages have an area A D and the thermal pads of the heat-spreader have an area A H , and wherein an area ratio of A H :A D is in a range of 3:1 to 10:1.

6. The power stage assembly of claim 1 , wherein the thermal pads of the embedded die packages have an area A D and the thermal pads of the heat-spreader have an area A H , and wherein an area ratio of A H :A D is greater than 5:1.

7. The power stage assembly of claim 1 , configured for a half-bridge switch topology, wherein:

the embedded die packages are arranged to provide a high-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel and a low-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel, and

said thermal pads of the fifth layer of the heat-spreader comprise a first thermal pad for the low-side switch and a second thermal pad for the high-side switch, and wherein the first thermal pad is interconnected through the fourth layer to the EMC shielding layer.

8. The power stage assembly of claim 1 , configured for a full-bridge switch topology, wherein:

the embedded die packages are arranged to provide a high-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel and a low-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel, and said thermal pads of the fifth layer of the heat-spreader comprise a first thermal pads for each for the low-side switch and second thermal pads for each of the high-side switch, and wherein the first thermal pads are interconnected through the fourth layer to the EMC shielding layer.

9. The power stage assembly of claim 1 , configured for a full-bridge switch topology, wherein:

the embedded die packages are arranged to provide a high-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel and a low-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel, and

said thermal pads of the fifth layer of the heat-spreader comprise a first thermal pad for the low-side switch and second thermal pad for the high-side switch.

10. A heat-spreader for a power stage assembly configured for a half-bridge switch module, wherein a plurality of embedded die packages are arranged to provide a high-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel and a low-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel,

the heat-spreader comprising a multilayer insulated metal substrate (IMS) structure comprising:

a first layer comprising a thermally conductive metal substrate layer;

a second layer comprising a thermally conductive dielectric layer;

a third layer comprising an electrically conductive and thermally conductive material defining an electromagnetic compatibility (EMC) shielding layer;

a fourth layer comprising a thermally conductive dielectric layer;

a fifth layer comprising an electrically conductive and thermally conductive material defining thermal pads in thermal contact with thermal pads of each die package;

the dielectric layers providing electrical isolation between said conductive layers; and the EMC shielding layer being interconnected to power ground;

the thermal pads of the fifth layer having an area larger than an area of the thermal pad of each embedded die package to provide lateral heat-spreading; said thermal pads of the fifth layer of the heat-spreader comprising a first thermal pad for the low-side switch and a second thermal pad for the high-side switch, and wherein the first thermal pad is interconnected through the fourth layer to the EMC shielding layer.

11. A power stage assembly for top-cooled semiconductor power switching devices comprising:

a PCB substrate

a plurality of embedded die packages, each embedded die package comprising a semiconductor power switching device comprising at least one power transistor, having electrical contact areas on a bottom-side of the die package and a thermal pad on a top-side of the die package;

the plurality of embedded die packages being mounted on the PCB substrate with electrical connections between conductive traces of the PCB substrate and the electrical contact areas on the back-side of each die package;

a heat-spreader in thermal contact with the thermal pads on the back-sides of each of each die package;

the heat-spreader being secured to the PCB substrate; and

a heatsink in thermal contact with the heat-spreader;

wherein the heat-spreader is a multilayer structure comprising:

a first layer comprising a thermally conductive metal substrate layer in contact with the heatsink;

a second layer comprising a thermally conductive dielectric layer;

a third layer comprising an electrically conductive and thermally conductive material defining thermal pads in contact with thermal pads of each die package;

the dielectric layer providing electrical isolation between the first and second layers of the heat-spreader;

the thermal pads of the third layer having an area larger than an area of the thermal pad of each embedded die package to provide lateral heat-spreading.

12. The power stage assembly of claim 11 , wherein said layers of the heat-spreader are provided by a multi-layer insulated metal substrate.

13. The power stage assembly of claim 11 , wherein the top-cooled power switching devices are GaN power switching devices.

14. The power stage assembly of claim 11 , configured for a half-bridge switch topology, a full-bridge switch topology, or other switch topology comprising a plurality of power switching devices.

15. The power stage assembly of claim 11 , wherein the thermal pads of the embedded die packages have an area A D and the thermal pads of the heat-spreader have an area A H , and wherein an area ratio of A H :A D is in a range of 3:1 to 10:1.

16. The power stage assembly of claim 11 , wherein the thermal pads of the embedded die packages have an area A D and the thermal pads of the heat-spreader have an area A H , and wherein an area ratio of A H :A D is greater than 5:1.

17. The power stage assembly of claim 11 , configured fora half-bridge switch topology, wherein:

the embedded die packages are arranged to provide a high-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel and a low-side switch comprising one power switching device or a plurality of power switching devices electrically connected in parallel, and

said thermal pads of the fifth layer of the heat-spreader comprise a first thermal pad for the low-side switch and a second thermal pad for the high-side switch.

Assignments (2)
COURT ORDER Recorded Mar 10, 2026
From: GAN SYSTEMS INC.
To: INFINEON TECHNOLOGIES CANADA INC.
Reel/Frame 075069/0598 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 10, 2023
From: HOU, RUOYU; LU, JUNCHENG
To: GAN SYSTEMS INC.
Reel/Frame 062945/0693 →
Continuity (1)
Related Publication 20240306348A1 · Sep 12, 2024
References Cited (22)
US 9589868B2 · McKnight-MacNeil et al. · 2017 [cited by applicant]
US 9589869B2 · McKnight-MacNeil et al. · 2017 [cited by applicant]
US 9659854B2 · Klowak et al. · 2017 [cited by applicant]
US 9824949B2 · McKnight-MacNeil et al. · 2017 [cited by applicant]
US 11062972B2 · Maier · 2021 [cited by examiner]
US 11139373B2 · Mizan et al. · 2021 [cited by applicant]
US 11183440B2 · Lu et al. · 2021 [cited by applicant]
US 20030129863A1 · Alcoe · 2003 [cited by examiner]
US 20070057284A1 · Casey · 2007 [cited by examiner]
US 20130083488A1 · Watanabe · 2013 [cited by examiner]
US 20150268704A1 · Chiriac · 2015 [cited by examiner]
US 20210043544A1 · Eid · 2021 [cited by examiner]
US 20210195798A1 · Neal · 2021 [cited by examiner]
US 20220020669A1 · McKnight-MacNeil et al. · 2022 [cited by applicant]
US 20220139809A1 · Mousavian et al. · 2022 [cited by applicant]
US 20230282540A1 · Hou · 2023 [cited by examiner]
US 20240306348A1 · Hou · 2024 [cited by examiner]
Hou, Ruoyu; GaN Systems Inc., “Thermal Management Tips for GaN Transistors”, Jul. 14, 2020 (www.gansystems.com); pp. 1-39. [cited by applicant]
GaN Systems Inc.; “High Power IMS Evaluation Platform—Users Guide”; v. Dec. 19, 2017; GSP65RxxHB-EVB 650V; (www.gansystems.com)pp. 1-38. [cited by applicant]
GaN Systems Inc.; “GaN Systems Releases New High Power Insulated Metal Substrate (IMS) Evaluation Platform”, Press Release, Dec. 14, 2017; 2 pages. [cited by applicant]
Hunter, G.; “IMS (Insulated Metal Substrate) PCBs”, PCB Design; Nov. 4, 2014; 5 pages. [cited by applicant]
ON Semiconductor, Technical Note; TND6031/3; “Introducing Intelligent Power Module (IPM) Family from ON Semiconductor”; Apr. 2014 Rev. 3 (http:/onsemi.com); 8 pages. [cited by applicant]