IP Library Granted Patent US 12,694,505
Granted Patent B2
US 12,694,505 · App. 18/128,491 · Granted Jul 28, 2026

Pre-bonding automatic optical inspection defect classification

Inventors: Rahul Reddy Komatireddi (Bangalore, IN); Rohith Cherikkallil (Bangalore, IN); Sneha Rupa Kongara (Bangalore, IN); Satwik Swarup Mishra (Bengaluru, IN); Sachin Dangayach (San Jose, CA); Si En Chan (Singapore, SG); Remus Zhen Hui Koh (Singapore, SG); Prayudi Lianto (Singapore, SG); Yin Wei Lim (Singapore, SG); Peng Suo (Singapore, SG); Krishnaprasad Reddy Mallavaram (Bangalore, IN); Khor Wui Cheng (Singapore, SG)
Assignee: APPLIED MATERIALS, INC.
G06T7/001G06T7/13G06T2207/20081G06T2207/20084G06T2207/30148
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,694,505
App. No.
18/128,491
Filed
Mar 30, 2023
Granted
Jul 28, 2026
Kind
B2
Art Unit
2683
USPC
382/149
Abstract

A method, apparatus and system for the automatic detection and measurement of chipping defects on diced wafers includes receiving an image of at least a portion of a diced wafer, aligning the received image of the at least the portion of the diced wafer, determining edges of the at least the portion of the diced wafer depicted in the aligned, received image, automatically determining at least one baseline from which to measure chipping defects on the at least the portion of the diced wafer from the determined edges, and measuring chipping defects on the at least the portion of the diced wafer using at least one determined, respective baseline. In some embodiments, the method, apparatus and system can further include applying a machine learning model to measured chipping defects to determine if a critical failure exists on the diced wafer.

Claims (52)

1 . A method for the automatic detection and measurement of chipping defects on diced wafers, comprising:

receiving an image of at least a portion of a diced wafer;

aligning the received image of the at least the portion of the diced wafer;

determining edges of the at least the portion of the diced wafer depicted in the aligned, received image;

automatically determining at least one baseline from which to measure chipping defects on the at least the portion of the diced wafer from the determined edges;

measuring chipping defects on the at least the portion of the diced wafer using at least one determined, respective baseline; and

applying a machine learning model to measured chipping defects to determine if a critical failure exists on the diced wafer.

2 . The method of claim 1 , further comprising:

aligning the received image along a vertical axis.

3 . The method of claim 1 , further comprising:

aligning the received image along a horizontal axis.

4 . The method of claim 1 , further comprising:

determining a reference axis line; and

aligning the received image along the determined, reference axis line.

5 . The method of claim 1 , further comprising:

measuring chipping defects as a distance from the determined respective baseline to an end of a chipping defect.

6 . The method of claim 1 wherein the machine learning model is trained to recognize measured chipping defects that result in a critical failure of the diced wafer.

7 . An apparatus for the automatic detection and measurement of chipping defects on diced wafers, comprising:

a processor; and

a memory coupled to the processor, the memory having stored therein at least one of programs or instructions executable by the processor to configure the apparatus to:

receive an image of at least a portion of a diced wafer;

align the received image of the at least the portion of the diced wafer;

determine edges of the at least the portion of the diced wafer depicted in the aligned, received image;

automatically determine at least one baseline from which to measure chipping defects on the at least the portion of the diced wafer from the determined edges;

measure chipping defects on the at least the portion of the diced wafer using the at least one determined baseline; and

apply a machine learning model to measured chipping defects to determine if a critical failure exists on the diced wafer.

8 . The apparatus of claim 7 , wherein the received image is aligned along a vertical axis.

9 . The apparatus of claim 7 wherein the received image is aligned along a horizontal axis.

10 . The apparatus of claim 8 , wherein the apparatus is further configured to:

determine a reference axis line; and

align the received image along the determined, reference axis line.

11 . The apparatus of claim 7 , wherein chipping defects are measured as a distance from the determined respective baseline to an end of a chipping defect.

12 . The apparatus of claim 7 , wherein the machine learning model is trained to recognize measured chipping defects that result in a critical failure of the diced wafer.

13 . A system for the automatic detection and measurement of chipping defects on diced wafers, comprising:

an image capture device for capturing images of at least a portion of a diced wafer; and

an apparatus comprising:

a processor; and

a memory having stored therein at least one program, the at least one program including instructions which, when executed by the processor, cause the system to perform a method, comprising;

capturing an image of at least a portion of a diced wafer;

aligning the captured image of the at least the portion of the diced wafer;

determining edges of the at least the portion of the diced wafer depicted in the aligned, received image;

automatically determining at least one baseline from which to measure chipping defects on the at least the portion of the diced wafer from the determined edges;

measuring chipping defects on the at least the portion of the diced wafer using at least one determined, respective baseline; and

apply a machine learning model to measured chipping defects to determine if a critical failure exists on the diced wafer.

14 . The system of claim 13 , wherein the method further comprises:

aligning captured images along at least one of a vertical axis or a horizontal axis.

15 . The system of claim 13 , wherein the method further comprises:

determining a reference axis line; and

aligning the captured images along the determined, reference axis line.

16 . The system of claim 13 , wherein the method further comprises:

Measuring chipping defects as a distance from the determined respective baseline to an end of a chipping defect.

17 . The system of claim 13 , wherein the machine learning model is trained to recognize measured chipping defects that result in a critical failure of the diced wafer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2024
From: APPLIED MATERIALS SINGAPORE TECHNOLOGY PTE. LTD.
To: APPLIED MATERIALS, INC.
Reel/Frame 067032/0689 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2024
From: KOMATIREDDI, RAHUL REDDY; CHERIKKALLIL, ROHITH; KONGARA, SNEHA RUPA; DANGAYACH, SACHIN; MALLAVARAM, KRISHNAPRASAD REDDY; MISHRA, SATWIK SWARUP
To: APPLIED MATERIALS, INC.
Reel/Frame 066496/0091 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2024
From: LIANTO, PRAYUDI; SUO, PENG; CHAN, SI EN; KOH, REMUS ZHEN HUI; CHENG, KHOR WUI; LIM, YIN WEI
To: APPLIED MATERIALS SINGAPORE TECHNOLOGY PTE. LTD.
Reel/Frame 066496/0814 →
Continuity (1)
Related Publication 20240331131A1 · Oct 3, 2024
References Cited (27)
US 6407373B1 · Dotan · 2002 [cited by applicant]
US 7987150B1 · Luu et al. · 2011 [cited by applicant]
US 20040120569A1 · Hung et al. · 2004 [cited by applicant]
US 20160125583A1 · Amanullah et al. · 2016 [cited by applicant]
US 20190067060A1 · Plihal et al. · 2019 [cited by applicant]
US 20190073568A1 · He et al. · 2019 [cited by applicant]
US 20210150688A1 · Bidault · 2021 [cited by applicant]
US 20210201460A1 · Gong et al. · 2021 [cited by applicant]
US 20210209410A1 · Pan et al. · 2021 [cited by applicant]
US 20220108436A1 · Kang · 2022 [cited by examiner]
US 20230054119A1 · Pai et al. · 2023 [cited by applicant]
US 20230069493A1 · Kim et al. · 2023 [cited by applicant]
US 20230385502A1 · Chou et al. · 2023 [cited by applicant]
US 20240202908A1 · Rundo et al. · 2024 [cited by applicant]
CN 102136061A · 2011 [cited by examiner]
KR 101561778B1 · 2015 [cited by applicant]
KR 1020190134275A · 2019 [cited by applicant]
WO WO2019129160A1 · 2019 [cited by applicant]
WO WO2021166161A1 · 2021 [cited by applicant]
CN 102136061 to Qiu et al (Year: 2011). [cited by examiner]
Wooksoo Shin et al., Mixup-based classification of mixed-type defect patterns in wafer bin maps, Computers & Industrial Engineering. vol. 167, Article No. 107996, Feb. 5, 2022. [cited by applicant]
International Search Report for PCT/US2024/012766, dated May 17, 2024. [cited by applicant]
International Search Report for PCT/US2024/012764, dated May 17, 2024. [cited by applicant]
International Search Report for PCT/US2024/012761, dated May 21, 2024. [cited by applicant]
Cheon, Sejune, et al. “Convolutional neural network for wafer surface defect classification and the detection of unknown defect class.” IEEE Transactions on Semiconductor Manufacturing 32.2 (2019): 163-170. (Year: 2019). [cited by applicant]
Chien, Jong-Chih, Ming-Tao Wu, and Jiann-Der Lee. “Inspection and classification of semiconductor wafer surface defects using CNN deep learning networks.” Applied Sciences 10.15 (2020): 5340. (Year: 2020). [cited by applicant]
Phua, Charissa, and Lau Bee Theng. “Semiconductor wafer surface: Automatic defect classification with deep CNN.” 2020 IEEE region 10 conference (Tencon). IEEE, 2020. (Year: 2020). [cited by applicant]