IP Library Granted Patent US 11,923,146
Granted Patent B2
US 11,923,146 · App. 18/139,007 · Granted Mar 5, 2024

Multilayer ceramic capacitor and method of manufacturing the same

Inventors: Eun Jung Lee (Suwon-si, KR); Jong Ho Lee (Suwon-si, KR); Sim Chung Kang (Suwon-si, KR); Ki Pyo Hong (Suwon-si, KR)
Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.
H01G4/1227H01G4/012H01G4/248H01G4/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,923,146
App. No.
18/139,007
Granted
Mar 5, 2024
Kind
B2
Abstract

A multilayer ceramic capacitor includes a ceramic body having a dielectric layer, a plurality of internal electrodes disposed in the ceramic body, and a first side margin portion and a second side margin portion arranged on end portions of the internal electrodes exposed through respective opposing surfaces of the ceramic body. The ceramic body includes an active portion having the plurality of internal electrodes arranged to overlap each other with the dielectric layer interposed therebetween to form capacitance, and cover portions disposed above an uppermost and below a lowermost internal electrode of the active portion. The first and second side margin portions include tin (Sn), and a content of Sn included in the first and second side margin portions is greater than a content of Sn included in the dielectric layer of the active portion.

Claims (18)

1. A multilayer ceramic capacitor, comprising:

a ceramic body comprising a dielectric layer, and a first surface and a second surface opposing each other, a third surface and a fourth surface connecting the first and second surfaces, and a fifth surface and a sixth surface connected to the first to fourth surfaces and opposing each other;

a plurality of internal electrodes disposed in the ceramic body, exposed on the first and second surfaces, and each having one end exposed through one of the third surface or the fourth surface; and

a first side margin portion and a second side margin portion arranged on end portions of the internal electrodes exposed through the first and second surfaces, respectively,

wherein the ceramic body comprises an active portion comprising the plurality of internal electrodes arranged to overlap each other with the dielectric layer interposed therebetween to form capacitance, and cover portions disposed above an uppermost internal electrode and below a lowermost internal electrode of the active portion,

the content of tin (Sn) included in the first and second margin portions is 0.1 mol to 3.0 mol, based on 100 mol of barium titanate (BaTiO 3 ) in the first and second margin portions, and

the content of tin (Sn) included in the dielectric layer of the active portion is less than 0.1 mol, based on 100 mol of barium titanate (BaTiO 3 ) in dielectric layer of the active portion.

2. The multilayer ceramic capacitor of claim 1 , wherein the content of tin (Sn) included in the first and second margin portions is 0.25 mol to 3.0 mol, based on 100 mol of barium titanate (BaTiO 3 ) in the first and second margin portions.

3. The multilayer ceramic capacitor of claim 1 , wherein an average size of dielectric grains included in the first and second margin portions is smaller than an average size of dielectric grains included in the dielectric layer of the active portion.

4. The multilayer ceramic capacitor of claim 1 , wherein the average size of the dielectric grains included in the first and second margin portions is 90 nm to 700 nm.

5. The multilayer ceramic capacitor of claim 1 , wherein the average size of the dielectric grains included in the first and second margin portions is 100 nm to 410 nm.

6. The multilayer ceramic capacitor of claim 1 , wherein a thickness of the dielectric layer between each pair of adjacent internal electrodes of the plurality of internal electrodes is 0.4 μm or less, and a thickness of the internal electrodes is 0.4 μm or less.

7. The multilayer ceramic capacitor of claim 1 , wherein the length of the ceramic body is 400 μm to 1400 μm.

8. The multilayer ceramic capacitor of claim 1 , wherein the internal electrodes are laminated in 400 layers or more.

9. The multilayer ceramic capacitor of claim 1 , wherein each of the upper and lower cover portions has a thickness of 20 μm or less.

10. The multilayer ceramic capacitor of claim 1 , wherein an average thickness of the first and second side margin portions is 2 μm to 15 μm.

11. The multilayer ceramic capacitor of claim 1 , wherein a thickness of the dielectric layer between each pair of adjacent internal electrodes of the plurality of internal electrodes is 0.4 μm or less.

12. The multilayer ceramic capacitor of claim 1 , wherein a thickness of the internal electrodes is 0.4 μm or less.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2023
From: LEE, EUN JUNG; LEE, JONG HO; KANG, SIM CHUNG; HONG, KI PYO
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 065577/0509 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 26, 2023
From: LEE, EUN JUNG; LEE, JONG HO; KANG, SIM CHUNG; HONG, KI PVO
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 063442/0089 →
Priority Claims (1)
KR 10-2019-0112304 · Sep 10, 2019 · national
Continuity (3)
Continuation 17586322 · Jan 27, 2022
Continuation 16824903 · Mar 20, 2020
Related Publication 20230260704A1 · Aug 17, 2023
Cited By (1)
US 12,354,802