IP Library › Granted Patent US 12,445,144
Granted Patent B2
US 12,445,144 · App. 18/139,779 · Granted Oct 14, 2025

Continuous-time ADC calibration techniques

Inventors: Asha Ganesan (Markham, CA); Donald W. Paterson (Winchester, MA); Sharvil Pradeep Patil (Toronto, CA); Nevena Rakuljic (Del Mar, CA)
Assignee: Analog Devices International Unlimited Company
H03M1/50H03M1/1009H03M1/201H03M1/662
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,445,144
App. No.
18/139,779
Granted
Oct 14, 2025
Kind
B2
Abstract

CT ADCs based on continuous-time residue generation systems require accurate estimation of analog transfer functions. This is done by using a pseudo random bit sequence, injected using a DAC, that traverses the transfer function to be measured. Mismatch in the injection DAC introduces errors in the transfer function estimation and results in poor NSD at the ADC output. Techniques are described to improve the accuracy of the transfer function estimate despite DAC mismatch and despite the presence of an input signal.

Claims (80)

1. A continuous-time (CT) analog-to-digital converter (ADC), comprising:

a delay circuit configured to generate a delay circuit output signal by applying a delay to an analog input signal;

a sub-ADC circuit configured to generate a sub-ADC circuit output signal based on the analog input signal;

a first sub-DAC circuit coupled to receive the sub-ADC circuit output signal and generate an analog representation of the sub-ADC circuit output signal, wherein the analog representation of the sub-ADC circuit output signal is combined with the delay circuit output signal to generate a residue signal;

an error estimation circuit configured to receive an ADC output signal and generate an error estimation circuit signal;

an error correction circuit configured to receive the error estimation circuit signal and generate a digital error-correction signal; and

an output node coupled to an input of the error estimation circuit and configured to generate the ADC output signal using: 1) the residue signal, 2) the sub-ADC circuit output signal, and 3) the digital error-correction signal.

2. The CT ADC of claim 1 , further comprising:

a dither circuit configured to generate a dither sequence signal, wherein the sub-ADC circuit is coupled to the dither circuit, wherein the sub-ADC circuit is configured to generate the sub-ADC circuit output signal based on the analog input signal and a representation of the dither sequence signal, and wherein the error estimation circuit is configured to receive at least the dither sequence signal;

a second sub-DAC circuit configured to receive a pseudo-random bit sequence signal, wherein an output of the second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit;

a backend ADC circuit coupled between an output of the CT filter circuit and an input of a digital reconstruction filter circuit, the backend ADC circuit configured to receive the output of the CT filter circuit and generate a backend ADC circuit output; and

a first cross correlator circuit configured to receive and cross correlate the backend ADC circuit output and the pseudo-random bit sequence signal and generate a first cross correlator circuit output representing an impulse response of the CT filter circuit, the backend ADC circuit, and the first sub-DAC circuit,

wherein the error correction circuit is configured to receive the first cross correlator circuit output and apply the digital error-correction signal to the digital reconstruction filter circuit, wherein an output of the digital reconstruction filter circuit is coupled to the output node.

3. The CT ADC of claim 2 , wherein the first error correction circuit is configured to perform a time-domain deconvolution.

4. The CT ADC of claim 2 , wherein the error estimation circuit is configured to perform a cross correlation of the dither sequence signal and the ADC output signal.

5. The CT ADC of claim 1 , further comprising:

a dither circuit configured to generate a pseudo-random bit sequence signal;

a second sub-DAC circuit coupled to the dither circuit and configured to receive the pseudo-random bit sequence signal, wherein an output of the second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit;

a backend ADC circuit coupled between an output of the CT filter circuit and an input of a digital reconstruction filter circuit, the backend ADC circuit configured to receive the output of the CT filter circuit and generate a backend ADC circuit output, wherein an output of the digital reconstruction filter circuit is coupled to the output node,

wherein the error estimation circuit is coupled to the output node and configured to receive the ADC output signal and generate the error estimation circuit signal, and

the error correction circuit is configured to receive the pseudo-random bit sequence signal and the error estimation circuit signal and generate the digital error-correction signal based on the pseudo-random bit sequence signal and the error estimation circuit signal.

6. The CT ADC of claim 5 , wherein the error correction circuit is configured to implement a first finite impulse response filter (FIR) circuit along with a function of the pseudo-random bit sequence signal.

7. The CT ADC of claim 5 , wherein the error estimation circuit is configured to perform a cross correlation of the ADC output signal and a function of the pseudo-random bit sequence signal.

8. The CT ADC of claim 1 , further comprising:

a dither circuit configured to generate a dither sequence signal, wherein the sub-ADC circuit is coupled to the dither circuit, wherein the sub-ADC circuit is configured to generate the sub-ADC circuit output signal based on the analog input signal and a representation of the dither sequence signal, and wherein the error estimation circuit is configured to receive at least the dither sequence signal;

a second sub-DAC circuit configured to receive a pseudo-random bit sequence signal, wherein an output of the second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit; and

a backend ADC circuit coupled between an output of the CT filter circuit and an input of a digital reconstruction filter circuit, the backend ADC circuit configured to receive the output of the CT filter circuit and generate a backend ADC circuit output, wherein an output of the digital reconstruction filter circuit is coupled to the output node,

wherein the error estimation circuit is coupled to the output node and configured to receive the ADC output signal and generate the error estimation circuit signal, and

wherein the error correction circuit is configured to receive the sub-ADC circuit output signal and the error estimation circuit signal and generate the digital error-correction signal based on the sub-ADC circuit output signal and the error estimation circuit signal.

9. The CT ADC of claim 8 , wherein the error correction circuit includes a finite impulse response filter (FIR) circuit.

10. The CT ADC of claim 8 , wherein the error estimation circuit is configured to include a filter.

11. The CT ADC of claim 1 , further comprising:

a dither circuit configured to generate a dither sequence signal, wherein the sub-ADC circuit is coupled to the dither circuit, wherein the sub-ADC circuit is configured to generate the sub-ADC circuit output signal based on the analog input signal and a representation of the dither sequence signal, and wherein the error estimation circuit is configured to receive at least the dither sequence signal;

a CT filter circuit configured to receive the residue signal and generate a CT filter circuit output signal; and

a backend ADC circuit coupled between the CT filter circuit and the output node, the backend ADC circuit configured to receive the CT filter circuit output signal and generate and apply a backend ADC circuit output to the output node,

wherein the error correction circuit is configured to receive the sub-ADC circuit output signal and the error estimation circuit signal and generate the digital error-correction signal based on the sub-ADC circuit output signal and the error estimation circuit signal.

12. The CT ADC of claim 11 , wherein the error estimation circuit is configured to perform a cross correlation of the dither sequence signal with the ADC output signal.

13. A method of operating a continuous-time (CT) analog-to-digital converter (ADC), the method comprising:

applying a delay to an analog input signal to generate a delay circuit output signal;

generating a sub-ADC circuit output signal based on the analog input signal;

receiving, via a first sub-DAC circuit, the sub-ADC circuit output signal and generating an analog representation of the sub-ADC circuit output signal;

generating a residue signal by combining an analog representation of the sub-ADC circuit output signal with the delay circuit output signal;

receiving an ADC output signal and generating an error estimation circuit signal;

receiving the error estimation circuit signal and generating a digital error-correction signal; and

generating the ADC output signal at an output node using: 1) the residue signal, 2) the sub-ADC circuit output signal, and 3) the digital error-correction signal.

14. The method of claim 13 , comprising:

generating a dither sequence signal, wherein generating the sub-ADC circuit output signal is based on the analog input signal and a representation of the dither sequence signal;

receiving, via a second sub-DAC circuit, a pseudo-random bit sequence signal, wherein an output of the second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit;

receiving the output of the CT filter circuit and generating, via a backend ADC circuit, a backend ADC circuit output;

cross correlating the backend ADC circuit output and the pseudo-random bit sequence signal and generating a first cross correlator circuit output representing an impulse response of the CT filter circuit, the backend ADC circuit, and the first sub-DAC circuit; and

receiving, via an error correction circuit, the first cross correlator circuit output and applying the digital error-correction signal to a digital reconstruction filter circuit, wherein an output of the digital reconstruction filter circuit is coupled to the output node.

15. The method of claim 13 , comprising:

generating a dither sequence signal, wherein generating the sub-ADC circuit output signal is based on the analog input signal and a representation of the dither sequence signal;

receiving a pseudo-random bit sequence signal;

summing an output of a second sub-DAC circuit with the residue signal and applied to a CT filter circuit;

receiving the output of the CT filter circuit and generating a backend ADC circuit output;

coupling an error estimation circuit to the output node to receive the ADC output signal and generate the error estimation circuit signal; and

receiving, via an error correction circuit, the pseudo-random bit sequence signal and the error estimation circuit signal and generating the digital error-correction signal based on the pseudo-random bit sequence signal and the error estimation circuit signal.

16. The method of claim 13 , comprising:

receiving a pseudo-random bit sequence signal, wherein an output of a second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit;

receiving the output of the CT filter circuit and generating a backend ADC circuit output;

coupling an error estimation circuit to the output node to receive the ADC output signal and generate the error estimation circuit signal; and

receiving, via an error correction circuit, the sub-ADC circuit output signal and the error estimation circuit signal and generating the digital error-correction signal based on the sub-ADC circuit output signal and the error estimation circuit signal.

17. The method of claim 13 , further comprising:

generating a dither sequence signal, wherein generating the sub-ADC circuit output signal is based on the analog input signal and a representation of the dither sequence signal;

receiving the residue signal and generating a CT filter circuit output signal;

receiving the CT filter circuit output signal and generating a backend ADC circuit output that is applied to the output node; and

receiving, via an error correction circuit, the sub-ADC circuit output signal and the error estimation circuit signal and generating the digital error-correction signal based on the sub-ADC circuit output signal and the error estimation circuit signal.

18. A continuous-time (CT) analog-to-digital converter (ADC), comprising:

a delay circuit configured to generate a delay circuit output signal by applying a delay to an analog input signal;

a sub-ADC circuit configured to generate a sub-ADC circuit output signal based on the analog input signal;

a first sub-DAC circuit coupled to receive the sub-ADC circuit output signal and generate an analog representation of the sub-ADC circuit output signal, wherein the analog representation of the sub-ADC circuit output signal is combined with the delay circuit output signal to generate a residue signal;

means for receiving an ADC output signal and generating an error estimation circuit signal;

means for receiving the error estimation circuit signal and generating a digital error-correction signal; and

an output node coupled to an input of the means for receiving the ADC output signal and generating the error estimation circuit signal and configured to generate the ADC output signal using: 1) the residue signal, 2) the sub-ADC circuit output signal, and 3) the digital error-correction signal.

19. The CT ADC of claim 18 , further comprising:

a dither circuit configured to generate a dither sequence signal, wherein the sub-ADC circuit is coupled to the dither circuit, wherein the sub-ADC circuit is configured to generate the sub-ADC circuit output signal based on the analog input signal and a representation of the dither sequence signal, and wherein the means for receiving the ADC output signal and generating the error estimation circuit signal is configured to receive at least the dither sequence signal.

20. The CT ADC of claim 18 , further comprising:

a dither circuit configured to generate a pseudo-random bit sequence signal; and

a second sub-DAC circuit coupled to the dither circuit and configured to receive the pseudo-random bit sequence signal, wherein an output of the second sub-DAC circuit is summed with the residue signal and applied to a CT filter circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2023
From: GANESAN, ASHA; PATERSON, DONALD W.; PATIL, SHARVIL PRADEEP; RAKULJIC, NEVENA
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 063642/0348 →
Continuity (1)
Related Publication 20240364356A1 · Oct 31, 2024
References Cited (21)
US 8896475B2 · Shibata · 2014 [cited by applicant]
US 9203426B2 · Zhao et al. · 2015 [cited by applicant]
US 9735797B2 · Zhao et al. · 2017 [cited by applicant]
US 10432210B1 · Yendluri et al. · 2019 [cited by applicant]
US 10965302B1 · Zhao et al. · 2021 [cited by applicant]
US 11218158B1 · Patil et al. · 2022 [cited by applicant]
US 20210194492A1 · Zhao et al. · 2021 [cited by applicant]
US 20240080033A1 · Patil · 2024 [cited by examiner]
“European Application Serial No. 23176552.0, Extended European Search Report mailed Nov. 30, 2023”, 16 pgs. [cited by applicant]
“Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMO”, 2017 IEEE Custom Integrated Circuits Conference (CICC), (Apr. 30, 2017), 1-4. [cited by applicant]
Shibata, Hajime, “16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter”, 2020 IEEE International Solid-State Circuits Conference—(ISSCC), (Feb. … [cited by applicant]
“U.S. Appl. No. 63/403,947, Provisional Application filed Sep. 6, 2022”, 59 pgs. [cited by applicant]
Dong, Yunzhi, “A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS”, IEEE Journal of Solid-State Circuits, 49(12), (Dec. 2014), 2868-2877. [cited by applicant]
Dong, Yunzhi, “A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS”, IEEE Journal of Solid-State Circuits, 51(12), (Dec. 2016), 2917-2927. [cited by applicant]
Dong, Yunzhi, “Adaptive Digital Noise-Cancellation Filtering using Cross-Correlators for Continuous-Time MASH ADC in 28nm CMOS”, 2017 IEEE Custom Integrated Circuits Conference (CICC, (2017), 4 pgs. [cited by applicant]
Pavan, Shanthi, “Efficient Simulation of Weak Nonlinearities in Continuous-Time Oversampling Converters”, IEEE Transactions on Circuits and Systems—I: Regular Papers, 57(8), (Aug. 2010), 1925-1934. [cited by applicant]
Reddy, Karthikeyan, “A 16-mW 78-dB SNDR 10-MHz BW CT Delta-Sigma ADC Using Residue-Cancelling VCO-Based Quantizer”, IEEE Journal of Solid-State Circuits, 47(12), (Dec. 2012), 2916-2927. [cited by applicant]
Shibata, Hagime, “A 9GS s 1GHz-BW Oversampled Continuous-Time Pipeline ADC Achieving-161dBFS Hz NSD” Digest of Technical Papers—IEEE International Solid-State Circuits Conference Session 16.2, (2017), 3 pgs. [cited by applicant]
Shibata, Hajime, “An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter”, ISSCC 2020, Session 16, Nyquist and VCO-Based ADCs, 16.6, (2020), 3 pgs. [cited by applicant]
Shreier, R., “High-speed bandpass ADCs”, Steyaert, M., et al. (eds) Analog Circuit Design. Springer, Dordrecht, (2006), 65-90. [cited by applicant]
“European Application Serial No. 23176552.0, Response filed Mar. 14, 2025 to Extended European Search Report mailed Nov. 30, 2023”, 23 pgs. [cited by applicant]