IP Library › Granted Patent US 12,507,398
Granted Patent B2
US 12,507,398 · App. 18/177,060 · Granted Dec 23, 2025

Semiconductor device and semiconductor memory device

Inventors: Kasumi Yasuda (Kanagawa, JP); Hiroki Kawai (Aichi, JP)
Assignee: Kioxia Corporation
H10B12/33
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,507,398
App. No.
18/177,060
Granted
Dec 23, 2025
Kind
B2
Abstract

According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a metal oxide semiconductor contacting the first electrode and the second electrode, a gate electrode, and an insulating film disposed between the metal oxide semiconductor and the gate electrode. The metal oxide semiconductor comprises indium, zinc, and niobium.

Claims (116)

1 . A semiconductor device, comprising:

a first electrode;

a second electrode;

a metal oxide semiconductor contacting the first and second electrodes;

a gate electrode adjacent to the metal oxide semiconductor; and

an insulating film between the metal oxide semiconductor and the gate electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium,

the metal oxide semiconductor comprises a first portion adjacent to the gate electrode, a second portion between the first portion and the first electrode in the first direction, and a third portion between the first portion and the second electrode in the first direction, and

an atomic percent of niobium in the second portion is higher than an atomic percent of niobium in the third portion.

2 . The semiconductor device according to claim 1 , wherein

the metal oxide semiconductor extends in a first direction between the first electrode and the second electrode,

a first end of the metal oxide semiconductor in the first direction is in contact with the first electrode,

a second end of the metal oxide semiconductor in the first direction is in contact with the second electrode, and

the gate electrode is adjacent to metal oxide semiconductor along the first direction at a position between the first and second electrodes.

3 . The semiconductor device according to claim 2 , wherein

only the first end of the metal oxide semiconductor is in contact with the first electrode, and

only the second end of the metal oxide semiconductor is in contact with the second electrode.

4 . The semiconductor device according to claim 1 , wherein

the first electrode includes a first film and a second film,

the first film contacts the metal oxide semiconductor and comprises indium, tin, and oxygen, and

the second film contacts the first film on a side opposite the metal oxide semiconductor and comprises tungsten.

5 . The semiconductor device according to claim 1 , wherein the metal oxide semiconductor is an amorphous material.

6 . A semiconductor device, comprising:

a first electrode;

a second electrode;

a metal oxide semiconductor contacting the first and second electrodes;

a gate electrode adjacent to the metal oxide semiconductor; and

an insulating film between the metal oxide semiconductor and the gate electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium, and

a value obtained by dividing an atomic percent of zinc in the metal oxide semiconductor by an atomic percent of indium in the metal oxide semiconductor is in a range of 0.15 to 0.75.

7 . The semiconductor device according to claim 6 , wherein

the metal oxide semiconductor further comprises gallium, and

a value obtained by dividing an atomic percent of gallium contained in the metal oxide semiconductor by an atomic percent of metal elements in the metal oxide semiconductor is 0.25 or less.

8 . The semiconductor device according to claim 7 , wherein a value obtained by dividing the atomic percent of niobium in the metal oxide semiconductor by the atomic percent of metal elements in the metal oxide semiconductor is 0.2 or less.

9 . A semiconductor device, comprising:

a first electrode;

a second electrode;

a metal oxide semiconductor contacting the first and second electrodes;

a gate electrode adjacent to the metal oxide semiconductor; and

an insulating film between the metal oxide semiconductor and the gate electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium, and

a value obtained by dividing an atomic percent of niobium in the metal oxide semiconductor by an atomic percent of metal elements in the metal oxide semiconductor is 0.2 or less.

10 . The semiconductor device according to claim 1 , further comprising:

a semiconductor substrate, wherein

the second electrode is between the metal oxide semiconductor and the semiconductor substrate in the first direction.

11 . A semiconductor memory device, comprising:

a semiconductor device according to claim 1 ; including:

a first electrode,

a second electrode,

a metal oxide semiconductor contacting the first and second electrodes,

a gate electrode adjacent to the metal oxide semiconductor, and

an insulating film between the metal oxide semiconductor and the gate electrode;

a first capacitor electrode connected to the second electrode;

a second capacitor electrode facing the first capacitor electrode; and

a dielectric film between the first capacitor electrode and the second capacitor electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium,

the metal oxide semiconductor comprises a first portion adjacent to the gate electrode, a second portion between the first portion and the first electrode in the first direction, and a third portion between the first portion and the second electrode in the first direction, and

an atomic percent of niobium in the second portion is higher than an atomic percent of niobium in the third portion.

12 . The semiconductor memory device according to claim 11 , wherein

the first electrode includes a first film and a second film,

the first film contacts the metal oxide semiconductor and comprises indium, tin, and oxygen, and

the second film contacts the first film on a side opposite the metal oxide semiconductor and comprises tungsten.

13 . The semiconductor memory device according to claim 11 , wherein the metal oxide semiconductor is an amorphous material.

14 . A semiconductor memory device, comprising:

a semiconductor device including:

a first electrode,

a second electrode,

a metal oxide semiconductor contacting the first and second electrodes,

a gate electrode adjacent to the metal oxide semiconductor, and

an insulating film between the metal oxide semiconductor and the gate electrode;

a first capacitor electrode connected to the second electrode;

a second capacitor electrode facing the first capacitor electrode; and

a dielectric film between the first capacitor electrode and the second capacitor electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium, and

a value obtained by dividing an atomic percent of zinc in the metal oxide semiconductor by an atomic percent of indium in the metal oxide semiconductor is in a range of 0.15 to 0.75.

15 . The semiconductor memory device according to claim 14 , wherein

the metal oxide semiconductor further comprises gallium, and

a value obtained by dividing an atomic percent of gallium contained in the metal oxide semiconductor by an atomic percent of metal elements in the metal oxide semiconductor is 0.25 or less.

16 . The semiconductor memory device according to claim 15 , wherein a value obtained by dividing the atomic percent of niobium in the metal oxide semiconductor by the atomic percent of metal elements in the metal oxide semiconductor is 0.2 or less.

17 . A semiconductor memory device, comprising:

a semiconductor device including:

a first electrode,

a second electrode,

a metal oxide semiconductor contacting the first and second electrodes,

a gate electrode adjacent to the metal oxide semiconductor, and

an insulating film between the metal oxide semiconductor and the gate electrode;

a first capacitor electrode connected to the second electrode;

a second capacitor electrode facing the first capacitor electrode; and

a dielectric film between the first capacitor electrode and the second capacitor electrode, wherein

the metal oxide semiconductor comprises indium, zinc, and niobium, and

a value obtained by dividing an atomic percent of niobium in the metal oxide semiconductor by an atomic percent of metal elements in the metal oxide semiconductor is 0.2 or less.

18 . The semiconductor device according to claim 9 , wherein

the metal oxide semiconductor extends in a first direction between the first electrode and the second electrode,

a first end of the metal oxide semiconductor in the first direction is in contact with the first electrode,

a second end of the metal oxide semiconductor in the first direction is in contact with the second electrode, and

the gate electrode is adjacent to metal oxide semiconductor along the first direction at a position between the first and second electrodes.

19 . The semiconductor device according to claim 9 , wherein

the first electrode includes a first film and a second film,

the first film contacts the metal oxide semiconductor and comprises indium, tin, and oxygen, and

the second film contacts the first film on a side opposite the metal oxide semiconductor and comprises tungsten.

20 . The semiconductor device according to claim 9 , wherein the metal oxide semiconductor is an amorphous material.

21 . The semiconductor memory device according to claim 11 , wherein

the metal oxide semiconductor extends in a first direction between the first electrode and the second electrode,

a first end of the metal oxide semiconductor in the first direction is in contact with the first electrode,

a second end of the metal oxide semiconductor in the first direction is in contact with the second electrode, and

the gate electrode is adjacent to metal oxide semiconductor along the first direction at a position between the first and second electrodes.

22 . The semiconductor memory device according to claim 17 , wherein

the metal oxide semiconductor extends in a first direction between the first electrode and the second electrode,

a first end of the metal oxide semiconductor in the first direction is in contact with the first electrode,

a second end of the metal oxide semiconductor in the first direction is in contact with the second electrode, and

the gate electrode is adjacent to metal oxide semiconductor along the first direction at a position between the first and second electrodes.

23 . The semiconductor memory device according to claim 17 , wherein

the first electrode includes a first film and a second film,

the first film contacts the metal oxide semiconductor and comprises indium, tin, and oxygen, and

the second film contacts the first film on a side opposite the metal oxide semiconductor and comprises tungsten.

24 . The semiconductor memory device according to claim 17 , wherein the metal oxide semiconductor is an amorphous material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2023
From: YASUDA, KASUMI; KAWAI, HIROKI
To: KIOXIA CORPORATION
Reel/Frame 063375/0579 →
Priority Claims (1)
JP 2022-099395 · Jun 21, 2022 · national
Continuity (1)
Related Publication 20230413529A1 · Dec 21, 2023
References Cited (25)
US 10115742B2 · Yamazaki · 2018 [cited by applicant]
US 10439068B2 · Shimomura · 2019 [cited by applicant]
US 20130306965A1 · Ahn · 2013 [cited by applicant]
US 20190237581A1 · Saito · 2019 [cited by examiner]
US 20210225847A1 · Wada · 2021 [cited by examiner]
US 20220375939A1 · Sharma · 2022 [cited by examiner]
JP 2017085071A · 2017 [cited by applicant]
JP 2022020682A · 2022 [cited by applicant]
Hyun-Woo Park et al., “Device performance and bias instability of Ta doped InZnO thin film transistor as a function of process pressure”, Applied Physics Letters 102, 102102, 2013, American Institute of Physics, 6 pages… [cited by applicant]
Shuai Lan et al., “Low-Temperature Deposited Highly Flexible In—Zn—V—O Transparent Conductive Electrode for Perovskite Solar Cells”, ACS Applied Energy Materials, 2022, pp. 234-248, https://doi.org/10.1021/acsaem.1c0277… [cited by applicant]
Nobuyoshi Saito et al., “Origin of High Mobility in InSnZnO MOSFETs”, Journal of the Electron Devices Society, 2018, vol. 6, https://doi.org/10.1109/JEDS.2018.2883651. [cited by applicant]
J.-P. Masse et al., “Stability and effect of annealing on the optical properties of plasma-deposited Ta2O5 and Nb2O5 films”, Elsevier, Thin Solid Films 515, 2006, pp. 1674-1682, http://dx.doi.org/10.1016/j.tsf.2006.05.0… [cited by applicant]
Todd M. Mcevoy et al., “Electrochemical Preparation of Molybdenum Trioxide Thin Films: Effect of Sintering on Electrochromic and Electroinsertion Properties”, Langmuir, vol. 19, No. 10, 2003, pp. 4316-4326. [cited by applicant]
M. Deepa et al., “Electrodeposited tungsten oxide films: annealing effects on structure and electrochromic performance”, Thin Solid Films, 468, 2004, pp. 32-42, https://doi.org/10.1016/j.tsf.2004.04.056. [cited by applicant]
S.K. Deb, Abstract of “Optical and photoelectric properties and colour centres in thin films of tungsten oxide”, The Philosophical Magazine: A Journal of Theoretical Experimental and Applied Physics, Sep. 2, 2006, https… [cited by applicant]
Manabu Ohkubo et al., “Preparation of conductive ReO3 thin films”, Institute of Physics Publishing, Superconductor Science and Technology, 15, 2002, pp. 1778-1780, https://doi.org/10.1088/0953-2048/15/12/332. [cited by applicant]
Sanliang Ling et al., Reactivity of hydrogen and methanol on (0 0 1) surfaces of WO3, ReO3, WO3/ReO3 and ReO3/WO3, Catalysis Today 165, Issue 1, 2011, pp. 41-48, https://doi.org/10.1016/j.cattod.2011.01.017. [cited by applicant]
G.A. Battiston et al., “Chemical vapour deposition and characterization of gallium oxide thin films”, Thin Solid Films, 279, 1996, pp. 115-118, https://doi.org/10.1016/0040-6090(95)08161-5. [cited by applicant]
A. Bouzidi et al., Effect of substrate temperature on the structural and optical properties of MoO3 thin films prepared by spray pyrolysis technique, Elsevier, Materials Science & Engineering B97, 2003, pp. 5-8, https:/… [cited by applicant]
Kenji Nomura et al., “Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors”, Japanese Journal of Applied Physics, The Japan Society of Applied Physics, vol. 45, No. 5B, 2006, pp. 4303-4308,… [cited by applicant]
R. Santos et al., “Thermoelectric properties of V2O5 thin films deposited by thermal evaporation”, Elsevier, Applied Surface Science 282, 2013, pp. 590-594, https://doi.org/10.1016/j.apsusc.2013.06.016. [cited by applicant]
G. Ramirez et al., “Amorphous niobium oxide thin films”, Journal of Non-Crystalline Solids 356, 2010, Elsevier, B.V., pp. 2714-2721, http:/dx.doi.org/10.1016/j.jnoncrysol.2010.09.073. [cited by applicant]
R.M Fleming et al., “Defect dominated charge transport in amorphous Ta2O5 thin films”, Journal of Applied Physics, vol. 88, No. 2, Jul. 15, 2000, https://doi.org/10.1063/1.373747. [cited by applicant]
Xue Huiwen et al, “An Overview of the Ultrawide Bandgap Ga2O3 Semiconductor-Based Schottky Barrier Diode for Power Electronics Application”, Nanoscale Research Letters, 2018, pp. 1-13, https://doi.org/10.1186/s11671-018… [cited by applicant]
Toshio Kamiya et al., “Material characteristics and applications of transparent amorphous oxide semiconductors”, NPG Asia Materials, vol. 2, Jan. 2010, pp. 15-22, http://dx.doi.org/10.1038/asiamat.2010.5. [cited by applicant]