IP Library Granted Patent US 12,476,617
Granted Patent B2
US 12,476,617 · App. 18/183,930 · Granted Nov 18, 2025

Signal processing circuits and methods

Inventors: Xin Zhou (Shenzhen, CN); Lei Su (Shenzhen, CN); Yuxiang Zhang (Shenzhen, CN); Meiqi Li (Shenzhen, CN); Xin Qi (Shenzhen, CN); Fengyun Liao (Shenzhen, CN)
Assignee: SHENZHEN SHOKZ CO., LTD.
H03H11/04A61B5/7225A61B5/725A61B5/0015A61B5/305A61B5/6833H03H2011/0488
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,617
App. No.
18/183,930
Granted
Nov 18, 2025
Kind
B2
Abstract

The embodiments of the present disclosure provide a signal processing circuit and a signal processing method. The signal processing circuit may include a control circuit, a switch circuit, an analog circuit, and at least two signal acquisition circuits. The at least two signal acquisition circuits may be configured to acquire at least two-channel target signals. The switch circuit may be configured to control conduction between the at least two signal acquisition circuits and the analog circuit, so that the target signal acquired by a part of the at least two signal acquisition circuits may be transmitted to the analog circuit at the same time. The analog circuit may be configured to process the received target signal. The control circuit may be configured to receive the processed target signal and sample the processed target signal.

Claims (37)

1 . A signal processing circuit, comprising a control circuit, a switch circuit, an analog circuit, and at least two signal acquisition circuits, wherein

the at least two signal acquisition circuits are configured to acquire at least two-channel target signals;

the switch circuit is configured to control conduction between the at least two signal acquisition circuits and the analog circuit, so that the target signal collected by a part of the at least two signal acquisition circuits is transmitted to the analog circuit at the same time;

the analog circuit is configured to process the received target signal; and

the control circuit is configured to receive the processed target signal, and sample the processed target signal, wherein each of the at least two-channel target signals includes a target frequency, and a sampling frequency of each of the processed target signal by the control circuit is not less than twice of the target frequency.

2 . The signal processing circuit of claim 1 , wherein the switch circuit includes a plurality of input channels, each of the at least two signal acquisition circuits is connected to an input channel independently, and the switch circuit selects one input channel for conduction between the at least two signal acquisition circuits and the analog circuit based on control signal of the control circuit at the same time.

3 . The signal processing circuit of claim 1 , wherein the control circuit reconstructs each of the target signal based on a sampling result.

4 . The signal processing circuit of claim 1 , wherein the control circuit switches a switch of the switch circuit based on a sum of sampling frequencies of the at least two-channel target signals.

5 . The signal processing circuit of claim 1 , wherein the control circuit switches a switch of the switch circuit based on a preset frequency.

6 . The signal processing circuit of claim 5 , wherein the control circuit obtains strength information of each of the target signal based on a sampling result.

7 . The signal processing circuit of claim 1 , wherein the analog circuit includes a differential amplifier, and the switch circuit is a switch chip with dual outputs.

8 . The signal processing circuit of claim 7 , wherein the analog circuit further includes a filter circuit.

9 . The signal processing circuit of claim 1 , wherein the sampling the processed target signal by the control circuit is performed after the control circuit starts to receive the processed target signal for a time period.

10 . A signal processing method, comprising:

acquiring, by at least two signal acquisition circuits, at least two-channel target signals;

controlling, by a switch circuit, conduction between the at least two signal acquisition circuits and the analog circuit, so that the target signal collected by a part of the at least two signal acquisition circuits is transmitted to the analog circuit at the same time;

processing, by an analog circuit, the received target signal; and

receiving, by the analog circuit, the processed target signal, and sampling, by a control circuit, the processed target signal, wherein each of the at least two target signals includes a target frequency, and a sampling frequency of each of the processed target signal by the control circuit is not less than twice of the target frequency.

11 . The signal processing method of claim 10 , wherein the switch circuit includes a plurality of input channels, and each of the at least two signal acquisition circuits is connected to an input channel independently, and the switch circuit selects one input channel for conduction between the at least two signal acquisition circuits and the analog circuit based on control signal of the control circuit at the same time.

12 . The signal processing method of claim 10 , wherein the method includes:

reconstructing, by the control circuit, each of the target signal based on a sampling result.

13 . The signal processing method of claim 10 , wherein the method includes:

switching, by the control circuit, a switch of the switch circuit based on a sum of sampling frequencies of the at least two-channel target signals.

14 . The signal processing method of claim 10 , wherein the control circuit switches a switch of the switch circuit based on a preset frequency.

15 . The signal processing method of claim 14 , wherein the method includes:

obtaining, by the control circuit, strength information of each of the target signal based on a sampling result.

16 . The signal processing method of claim 10 , wherein the analog circuit includes a differential amplifier, the switch circuit is a switch chip with dual outputs, and the method includes:

amplifying, by the differential amplifier, the received target signal.

17 . The signal processing method of claim 16 , wherein the analog circuit further includes a filter circuit, and the method includes:

performing, by the filter circuit, filtering processing on the received target signal.

18 . The signal processing method of claim 10 , wherein the sampling the processed target signal by the control circuit is performed after the control circuit starts to receive the processed target signal for a time period.

19 . The signal processing method of claim 10 , wherein a frequency of the target signal is within a range of 0.05 Hz-2 KHz.

20 . A non-transitory computer-readable storage medium storing a set of instructions, when executed by at least one processor, causing the at least one processor to execute a signal processing method, the method comprising

acquiring, by at least two signal acquisition circuits, at least two-channel target signals;

controlling, by a switch circuit, conduction between the at least two signal acquisition circuits and the analog circuit, so that the target signal collected by a part of the at least two signal acquisition circuits is transmitted to the analog circuit at the same time;

processing, by an analog circuit, the received target signal; and

receiving, by the analog circuit, the processed target signal, and sampling, by a control circuit, the processed target signal, wherein each of the at least two target signals includes a target frequency, and a sampling frequency of each of the processed target signal by the control circuit is not less than twice of the target frequency.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2023
From: ZHOU, XIN; SU, LEI; ZHANG, YUXIANG; LI, MEIQI; QI, XIN; LIAO, FENGYUN
To: SHENZHEN VOXTECH CO., LTD.
Reel/Frame 064771/0381 →
CHANGE OF NAME Recorded Sep 1, 2023
From: SHENZHEN VOXTECH CO., LTD.
To: SHENZHEN SHOKZ CO., LTD.
Reel/Frame 064771/0387 →
Continuity (2)
Continuation PCTCN2020142529 · Dec 31, 2020
Related Publication 20230218236A1 · Jul 13, 2023
References Cited (25)
US 20170258402A1 · Acquista · 2017 [cited by examiner]
US 20180110450A1 · Lamego et al. · 2018 [cited by applicant]
US 20180263521A1 · Stordopoulos · 2018 [cited by applicant]
US 20180310887A1 · Deng · 2018 [cited by applicant]
US 20180353106A1 · Han et al. · 2018 [cited by applicant]
US 20230218236A1 · Zhou et al. · 2023 [cited by applicant]
CN 2938573Y · 2007 [cited by applicant]
CN 101119115A · 2008 [cited by applicant]
CN 103499358A · 2014 [cited by applicant]
CN 104545902A · 2015 [cited by applicant]
CN 106301659A · 2017 [cited by applicant]
CN 106872849A · 2017 [cited by applicant]
CN 109194307A · 2019 [cited by applicant]
CN 111317456A · 2020 [cited by applicant]
EP 0148672A1 · 1985 [cited by applicant]
FR 2519223A1 · 1983 [cited by applicant]
JP S60230794A · 1985 [cited by applicant]
JP H02181796A · 1990 [cited by applicant]
JP H09186950A · 1997 [cited by applicant]
JP 2017055522A · 2017 [cited by applicant]
KR 20010001629A · 2001 [cited by applicant]
WO 2020236147A1 · 2020 [cited by applicant]
The Second Office Action in Chinese Application No. 202011639792.9 mailed on May 31, 2025, 16 pages. [cited by applicant]
The Extended European Search Report in European Application No. 20967921.6 mailed on Sep. 28, 2023, 8 pages. [cited by applicant]
Notice of Reasons for Rejection in Japanese Application No. 2023-526099 mailed on May 27, 2024, 7 pages. [cited by applicant]