IP Library Granted Patent US 12,073,786
Granted Patent B2
US 12,073,786 · App. 18/201,739 · Granted Aug 27, 2024

Pixel and display device including the same

Inventors: Jang Mi Kang (Yongin-si, KR); Jun Hyun Park (Yongin-si, KR); Min Jae Jeong (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
G09G3/3233H10K59/1213H10K59/1216H10K59/126H10K59/131G09G2300/0413G09G2300/0819G09G2300/0852G09G2300/0861G09G2310/08G09G2320/0247G09G2320/0257G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,073,786
App. No.
18/201,739
Granted
Aug 27, 2024
Kind
B2
Abstract

A pixel of display device includes a light emitting element, a first transistor coupled between first power source and a second node and having a gate electrode connected to a first node N 1 , and the first transistor being configured to control a driving current supplied to the light emitting element in response to a voltage of the first node, a first capacitor including one electrode connected to the first node and another electrode connected to a third node, a second transistor coupled between the third node and a data line, a third transistor coupled between the first node and the second node, a fourth transistor coupled between the first node and an initialization power source, a fifth transistor coupled between a reference power source and the third node, and an eighth transistor coupled between a fourth node and an anode initialization power source.

Claims (28)

1. A pixel of a display device, the pixel comprising:

a light emitting element electrically connected to a first transistor;

the first transistor coupled between a first voltage and a second node and having a gate electrode connected to a first node;

a first capacitor including one electrode connected to the first node and another electrode connected to a third node;

a second transistor coupled between the third node and a data line;

a third transistor coupled between the first node and the second node;

a fifth transistor coupled between a second voltage and the third node; and

an eighth transistor coupled between a fourth node and a third voltage.

2. The pixel according to claim 1 , further comprising:

a fourth transistor coupled between the first node and a fourth voltage.

3. The pixel according to claim 2 , further comprising:

a sixth transistor coupled between the first voltage and a fifth node connected to one electrode of the first transistor; and

a seventh transistor coupled between the second node and the fourth node.

4. The pixel according to claim 3 , further comprising:

a ninth transistor coupled between the fifth node and a fifth voltage.

5. The pixel according to claim 1 , further comprising:

a second capacitor including one electrode connected to the first voltage and another electrode connected to the third node.

6. The pixel according to claim 1 , wherein the second transistor has a gate electrode connected to a first signal.

7. The pixel according to claim 1 , wherein the third transistor has a gate electrode connected to a second signal.

8. The pixel according to claim 2 , wherein the fourth transistor has a gate electrode connected to a third signal.

9. The pixel according to claim 1 , wherein the fifth transistor has a gate electrode connected to the second signal.

10. The pixel according to claim 3 , wherein the sixth transistor has a gate electrode connected to a fourth signal.

11. The pixel according to claim 3 , wherein the seventh transistor has a gate electrode connected to a fifth signal.

12. The pixel according to claim 1 , wherein the eighth transistor has a gate electrode connected to a sixth signal.

13. The pixel according to claim 4 , wherein the ninth transistor has a gate electrode connected to the sixth signal.

14. The pixel according to claim 1 , wherein the first transistor is configured to control a driving current supplied to the light emitting element in response to a voltage of the first node.

15. The pixel according to claim 4 , wherein at least one of the first to ninth transistors includes an oxide semiconductor.

16. The pixel according to claim 1 further comprising at least one power supply to supply one or more of the first voltage, the second voltage, and the third voltage.

Priority Claims (1)
KR 10-2021-0158908 · Nov 17, 2021 · national
Continuity (2)
Continuation 17886393 · Aug 11, 2022
Related Publication 20230298525A1 · Sep 21, 2023
Cited By (1)
US 12,475,849