IP Library Granted Patent US 12,542,358
Granted Patent B2
US 12,542,358 · App. 18/216,282 · Granted Feb 3, 2026

Microelectronic devices designed with mold patterning to create package-level components for high frequency communication systems

Inventors: Feras Eid (Chandler, AZ); Sasha N. Oster (Marion, IA); Telesphor Kamgaing (Chandler, AZ); Georgios C. Dogiamis (Chandler, AZ); Aleksandar Aleksov (Chandler, AZ)
Assignee: Intel Corporation
H01Q9/0414H01L21/565H01L23/3107H01L23/49541H01L23/552H01L23/66H01Q1/2283H01Q1/241H01Q1/526H01Q19/22H01L23/3675H01L2223/6672H01L2223/6677
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,542,358
App. No.
18/216,282
Granted
Feb 3, 2026
Kind
B2
Abstract

Embodiments of the invention include a microelectronic device that includes a first substrate having radio frequency (RF) components and a second substrate that is coupled to the first substrate. The second substrate includes a first conductive layer of an antenna unit for transmitting and receiving communications at a frequency of approximately 4 GHz or higher. A mold material is disposed on the first and second substrates. The mold material includes a first region that is positioned between the first conductive layer and a second conductive layer of the antenna unit with the mold material being a dielectric material to capacitively couple the first and second conductive layers of the antenna unit.

Claims (16)

1 . A microelectronic device, comprising:

a package substrate having a top side above a bottom side, a first sidewall between the top side and the bottom side, and a second sidewall between the top side and the bottom side, the second sidewall laterally opposite the first sidewall;

a die having a top side above a bottom side, a first sidewall between the top side and the bottom side, and a second sidewall between the top side and the bottom side, the second sidewall laterally opposite the first sidewall, wherein the bottom side of the die is coupled to the top side of the package substrate;

a mold material having a top side and a bottom side, a first sidewall between the top side and the bottom side, and a second sidewall between the top side and the bottom side, the second sidewall laterally opposite the first sidewall, wherein the bottom side of the mold material is on the top side of the package substrate, wherein the first sidewall of the mold material is co-planar with the first sidewall of the package substrate, and wherein the second sidewall of the mold material is co-planar with the second sidewall of the package substrate, the mold material having a first portion and a second portion laterally spaced apart from the first portion, the first portion and the second portion having a same vertical height, wherein the first portion of the mold material is on the top side of the die, along the first sidewall of the die, and along the second sidewall of the die;

a through mold connection laterally between the first portion of the mold material and the second portion of the mold material, the through mold connection extending from the top side of the mold material to the top side of the package substrate, and the through mold connection laterally spaced apart from the first sidewall of the die;

a connection laterally spaced apart from the second sidewall of the die;

an electromagnetic radiation interference (EMI) shield on the top side of the mold material, the EMI shield vertically over the die, and the EMI shield extending from the through mold connection to the connection; and

an antenna unit in contact with the second portion of the mold material and in contact with the package substrate.

2 . The microelectronic device of claim 1 , wherein the bottom side of the die is coupled to the top side of the package substrate by a plurality of conductive bumps.

3 . The microelectronic device of claim 1 , wherein the antenna unit comprises a first portion in contact with package substrate, and a second portion above the first portion.

4 . The microelectronic device of claim 1 , wherein the antenna unit comprises a main patch and a parasitic patch.

5 . The microelectronic device of claim 1 , wherein the die is electrically coupled to the antenna unit through the package substrate.

6 . The microelectronic device of claim 1 , wherein the package substrate comprises a ground plane.

7 . The microelectronic device of claim 1 , wherein the package substrate comprises a plurality of conductive layers.

8 . The microelectronic device of claim 1 , further comprising one or more passive devices.

9 . The microelectronic device of claim 1 , wherein the connection is a second through mold connection.

Continuity (4)
Continuation 18133361 · Apr 11, 2023
Continuation 17317332 · May 11, 2021
Continuation 16345171
Related Publication 20230344131A1 · Oct 26, 2023
References Cited (34)
US 6597318B1 · Parsche · 2003 [cited by applicant]
US 6867746B2 · Mendolia · 2005 [cited by examiner]
US 6982672B2 · Lin · 2006 [cited by applicant]
US 8546921B2 · Ramadoss · 2013 [cited by applicant]
US 9331029B2 · Vincent · 2016 [cited by applicant]
US 9362234B2 · Pabst · 2016 [cited by applicant]
US 9431714B2 · Yen · 2016 [cited by applicant]
US 9537205B2 · Hsieh · 2017 [cited by applicant]
US 10390434B2 · Anderson · 2019 [cited by applicant]
US 10403511B2 · Saraswat · 2019 [cited by applicant]
US 10410983B2 · Kamgaing · 2019 [cited by applicant]
US 10546835B2 · Nair · 2020 [cited by applicant]
US 10580761B2 · Cheah · 2020 [cited by applicant]
US 10629551B2 · Dogiamis · 2020 [cited by applicant]
US 10658303B1 · Vincent · 2020 [cited by examiner]
US 10886606B2 · Kamgaing · 2021 [cited by applicant]
US 11011470B1 · Dogiamis · 2021 [cited by examiner]
US 11050155B2 · Eid · 2021 [cited by applicant]
US 11387200B2 · Dogiamis · 2022 [cited by applicant]
US 11430751B2 · Aleksov · 2022 [cited by examiner]
US 11515174B2 · Kwon · 2022 [cited by examiner]
US 11557525B2 · Gong · 2023 [cited by examiner]
US 11929337B2 · Chia · 2024 [cited by examiner]
US 12040284B2 · Variot · 2024 [cited by examiner]
US 20150280327A1 · Spella · 2015 [cited by applicant]
US 20160240493A1 · Lee et al. · 2016 [cited by applicant]
US 20160240495A1 · Lachner et al. · 2016 [cited by applicant]
US 20190288382A1 · Kamgaing · 2019 [cited by applicant]
JP 5988004 · 2016 [cited by applicant]
KR 101208241 · 2012 [cited by applicant]
International Search Report and Written Opinion for International Patent Application No. PCT/US2016/066717 mailed Aug. 30, 2017, 14 pgs. [cited by applicant]
International Preliminary Report on Patentability for International Patent Application No. PCT/US2016/066717 mailed Jun. 27, 2019, 11 pgs. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 18/133,361 mailed Aug. 6, 2024, 7 pgs. [cited by applicant]
Office Action for U.S. Appl. No. 18/133,361 mailed May 9, 2024, 6 pgs. [cited by applicant]