IP Library › Granted Patent US 12,438,362
Granted Patent B2
US 12,438,362 · App. 18/220,282 · Granted Oct 7, 2025

Electrostatic discharge trigger circuit using voltage detection circuit to detect occurrence of electrostatic discharge event and associated method

Inventor: Po-Ya Lai (Hsinchu, TW)
Assignee: MEDIATEK INC.
H02H9/046
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,438,362
App. No.
18/220,282
Granted
Oct 7, 2025
Kind
B2
Abstract

An electrostatic discharge (ESD) trigger circuit includes a voltage detection circuit and a trigger circuit. The voltage detection circuit is used to detect occurrence of an ESD event on an ESD-protected supply voltage according to the ESD-protected supply voltage and an additional supply voltage, and assert an enable signal in response to the ESD event being detected on the ESD-protected supply voltage, wherein the additional supply voltage is independent of the ESD-protected supply voltage. The trigger circuit is used to control activation of ESD protection for the ESD-protected supply voltage according to the enable signal.

Claims (30)

1. An electrostatic discharge (ESD) trigger circuit comprising:

a voltage detection circuit, arranged to detect occurrence of an ESD event on an ESD-protected supply voltage according to the ESD-protected supply voltage and an additional supply voltage, and assert an enable signal in response to the ESD event being detected on the ESD-protected supply voltage, wherein the additional supply voltage is independent of the ESD-protected supply voltage; and

a trigger circuit, arranged to control activation of ESD protection for the ESD-protected supply voltage according to the enable signal;

wherein the voltage detection circuit comprises:

a reference voltage generator circuit, arranged to generate a reference voltage according to the additional supply voltage; and

a voltage comparator circuit, arranged to set the enable signal by comparing an input voltage and the reference voltage, wherein the input voltage is derived from the ESD-protected supply voltage.

2. The ESD trigger circuit of claim 1 , further comprising:

a frequency detection circuit, arranged to detect occurrence of another ESD event on the ESD-protected supply voltage according to a time-domain change of the ESD-protected supply voltage, and assert the enable signal in response to said another ESD event being detected on the ESD-protected supply voltage;

wherein the enable signal is jointly controlled by the voltage detection circuit and the frequency detection circuit.

3. The ESD trigger circuit of claim 1 , wherein the input voltage is directly set by the ESD-protected supply voltage.

4. The ESD trigger circuit of claim 1 , wherein the voltage detection circuit further comprises:

a voltage divider circuit, arranged to generate a divided voltage according to the ESD-protected supply voltage, and output the divided voltage as the input voltage.

5. The ESD trigger circuit of claim 4 , wherein the voltage divider circuit is further arranged to receive the enable signal via a feedback path between the voltage comparator circuit and the voltage divider circuit, and adjust a divider ratio of the divided voltage to the ESD-protected supply voltage in response to the enable signal being asserted.

6. An electrostatic discharge (ESD) triggering method comprising:

detecting occurrence of an ESD event on an ESD-protected supply voltage according to the ESD-protected supply voltage and an additional supply voltage, wherein the additional supply voltage is independent of the ESD-protected supply voltage;

asserting an enable signal in response to the ESD event being detected on the ESD-protected supply voltage; and

controlling activation of ESD protection for the ESD-protected supply voltage according to the enable signal;

wherein detecting the occurrence of the ESD event on the ESD-protected supply voltage according to the ESD-protected supply voltage and the additional supply voltage comprises:

generating a reference voltage according to the additional supply voltage; and

setting the enable signal by comparing an input voltage and the reference voltage, wherein the input voltage is derived from the ESD-protected supply voltage.

7. The ESD triggering method of claim 6 , further comprising:

detecting occurrence of another ESD event on the ESD-protected supply voltage according to a time-domain change of the ESD-protected supply voltage;

wherein the enable signal is jointly controlled by detecting the occurrence of said another ESD event on the ESD-protected supply voltage according to the time-domain change of the ESD-protected supply voltage and detecting the occurrence of the ESD event on the ESD-protected supply voltage according to the ESD-protected supply voltage and the additional supply voltage.

8. The ESD triggering method of claim 7 , wherein detecting the occurrence of the ESD event on the ESD-protected supply voltage according to the ESD-protected supply voltage and the additional supply voltage further comprises:

directly setting the input voltage by the ESD-protected supply voltage.

9. The ESD triggering method of claim 7 , wherein detecting the occurrence of the ESD event on the ESD-protected supply voltage according to the ESD-protected supply voltage and the additional supply voltage further comprises:

generating a divided voltage according to the ESD-protected supply voltage; and

outputting the divided voltage as the input voltage.

10. The ESD triggering method of claim 9 , wherein generating the divided voltage according to the ESD-protected supply voltage comprises:

adjusting a divider ratio of the divided voltage to the ESD-protected supply voltage in response to the enable signal being asserted.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2023
From: LAI, PO-YA
To: MEDIATEK INC.
Reel/Frame 064219/0040 →
Continuity (2)
Provisional Application 63371643 · Aug 17, 2022
Related Publication 20240063633A1 · Feb 22, 2024
References Cited (23)
US 5625280A · Voldman · 1997 [cited by applicant]
US 6862161B2 · Woo · 2005 [cited by applicant]
US 7274545B2 · Marum · 2007 [cited by applicant]
US 7446990B2 · Miller · 2008 [cited by applicant]
US 9553446B2 · Gerdemann · 2017 [cited by examiner]
US 9634483B2 · Huang · 2017 [cited by examiner]
US 9871373B2 · O'Donnell · 2018 [cited by applicant]
US 10826291B2 · Xavier · 2020 [cited by applicant]
US 10965118B2 · Ma · 2021 [cited by examiner]
US 20020030955A1 · Woo · 2002 [cited by examiner]
US 20050275989A1 · Chen · 2005 [cited by applicant]
US 20090040678A1 · Yang · 2009 [cited by applicant]
US 20140092508A1 · Ko · 2014 [cited by applicant]
US 20160126729A1 · Gerdemann · 2016 [cited by examiner]
US 20160172845A1 · Parris · 2016 [cited by examiner]
US 20170126001A1 · Altaras · 2017 [cited by examiner]
US 20180047720A1 · Lai · 2018 [cited by examiner]
US 20190341772A1 · Hsu · 2019 [cited by applicant]
CN 102545922B · 2014 [cited by applicant]
CN 109217276A · 2019 [cited by applicant]
CN 111199966A · 2020 [cited by applicant]
EP 3382758A1 · 2018 [cited by examiner]
WO WO0207284A1 · 2002 [cited by examiner]