IP Library Granted Patent US 11,984,621
Granted Patent B2
US 11,984,621 · App. 18/222,736 · Granted May 14, 2024

Busbars having stamped fusible links

Inventors: Nathaniel Christopher Wynn (Tustin, CA); Kyle William Butterfield (Ladera Ranch, CA); Tyler David Collins (Irvine, CA); Charles Ed Chang (Coto de Caza, CA)
Assignee: Rivian IP Holdings, LLC
H01M50/516H01M50/213H01M50/503
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,984,621
App. No.
18/222,736
Granted
May 14, 2024
Kind
B2
Abstract

A battery interconnect may include a desired current capacity, integrated fusible links, and be manufacturable using cost effective techniques. In some embodiments, a battery interconnect includes a busbar and relatively thinner links. A busbar carries larger currents and accordingly its cross-sectional areas are relatively larger to reduce ohmic losses. A link carries a much smaller current, and a fusible link is configured to break the circuit when the current is above a threshold, thus requiring a relatively small cross-sectional area. These sometime disparate length scales are addressed using several techniques such as layering a busbar and a foil sheet and pressing portions of a busbar to form the links. The links can be affixed to a plurality of battery cells to connect the cells in parallel or series.

Claims (43)

1. A battery system comprising:

a carrier comprising a plurality of openings corresponding to a plurality of terminal ends of a plurality of battery cells; and

a conductive material comprising a plurality of tabs that extend from a current collector, wherein:

the current collector is attached to the carrier, and

the plurality of tabs extend into the plurality of openings to contact the plurality of terminal ends of the plurality of battery cells.

2. The battery system of claim 1 , wherein:

each of the plurality of openings corresponds to a position of a respective terminal end of a battery cell of a plurality of battery cells; and

each tab of the plurality of tabs extends into a respective opening of the plurality of openings to contact each respective terminal end of the plurality of battery cells.

3. The battery system of claim 1 , wherein positive and negative terminal ends of each of the battery cells are located on a same end of each respective battery cell.

4. The battery system of claim 1 , wherein the current collector is removably attached to the carrier.

5. The battery system of claim 1 , wherein the conductive material comprises a continuous foil sheet.

6. The battery system of claim 1 , wherein:

the plurality of tabs comprises a first plurality of tabs and a second plurality of tabs;

the first plurality of tabs extend to corresponding terminal ends having a first polarity of a first plurality of battery cells of the plurality of battery cells; and

the second plurality of tabs extend to corresponding terminal ends having a second polarity of a second plurality of battery cells of the plurality of battery cells.

7. The battery system of claim 1 , wherein:

the current collector comprises one or more branches; and

at least one of the plurality of tabs extends from the one or more branches.

8. The battery system of claim 1 , wherein the conductive material is stamped to form the plurality of tabs.

9. The battery system of claim 1 , wherein at least one of the plurality of tabs comprises a notch.

10. The battery system of claim 1 , wherein an interface between the current collector and the conductive material comprises a planar shape.

11. A layered battery interconnect comprising:

a carrier layer comprising a plurality of openings corresponding to a plurality of terminal ends of a plurality of battery cells;

a first conductive layer comprising a plurality of tabs that extend from a current collector;

a second conductive layer is attached to the carrier layer; and

the plurality of tabs extend into the plurality of openings to contact the plurality of terminal ends of the plurality of battery cells.

12. The layered battery interconnect of claim 11 , wherein the second conductive layer has a thickness greater than a thickness of the first conductive layer.

13. The layered battery interconnect of claim 11 , wherein:

each of the plurality of openings corresponds to a position of a respective terminal end of a battery cell of a plurality of battery cells; and

each tab of the plurality of tabs extends into a respective opening of the plurality of openings to contact each respective terminal end of the plurality of battery cells.

14. The layered battery interconnect of claim 11 , wherein positive and negative terminal ends of each of the battery cells are located on a same end of each respective battery cell.

15. The layered battery interconnect of claim 11 , wherein the current collector is removably attached to the carrier layer.

16. The layered battery interconnect of claim 11 , wherein:

the plurality of tabs comprises a first plurality of tabs and a second plurality of tabs;

the first plurality of tabs extend to corresponding terminal ends having a first polarity of a first plurality of battery cells of the plurality of battery cells; and

the second plurality of tabs extend to corresponding terminal ends having a second polarity of a second plurality of battery cells of the plurality of battery cells.

17. The layered battery interconnect of claim 11 , wherein each of the first conductive layer and the second conductive layer is stamped to form the plurality of tabs.

18. The layered battery interconnect of claim 11 , wherein at least one of the plurality of tabs comprises a notch.

19. The layered battery interconnect of claim 11 , wherein an interface between the current collector and the first conductive layer comprises a planar shape.

20. A method for creating a battery interconnect system, the method comprising:

cutting a layered interconnect blank to form a plurality of tabs extending from a current collector;

coupling a carrier layer to the current collector such that each tab of the plurality of tabs extend into a respective opening of a plurality of openings in the carrier layer; and

coupling each tab of the plurality of tabs to a respective terminal end of a plurality of battery cells.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2023
From: RIVIAN AUTOMOTIVE, INC.
To: RIVIAN IP HOLDINGS, LLC
Reel/Frame 064287/0651 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2023
From: RIVIAN AUTOMOTIVE, LLC
To: RIVIAN AUTOMOTIVE, INC.
Reel/Frame 064287/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 17, 2023
From: WYNN, NATHANIEL CHRISTOPHER; BUTTERFIELD, KYLE WILLIAM; COLLINS, TYLER DAVID; CHANG, CHARLES ED
To: RIVIAN AUTOMOTIVE, LLC
Reel/Frame 064287/0687 →
Continuity (3)
Continuation 17185693 · Feb 25, 2021
Continuation 16110811 · Aug 23, 2018
Related Publication 20240072383A1 · Feb 29, 2024