IP Library Granted Patent US 12,671,448
Granted Patent B2
US 12,671,448 · App. 18/229,069 · Granted Jun 30, 2026

Multi-band multi-path interconnections

Inventor: Sang Hyun Woo (Austin, TX)
Assignee: Apple Inc.
H04B1/0078H04B1/006
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,671,448
App. No.
18/229,069
Filed
Aug 1, 2023
Granted
Jun 30, 2026
Kind
B2
Examiner
PHAM, TUAN
Art Unit
2649
USPC
455/552.1
Abstract

An electronic device includes a first interconnection between a first circuitry and a second circuitry that does not include a switch. A second interconnection may couple or connect third circuitry to the first interconnection via a first switch. Signals sent from the first circuitry to the second circuitry may have a higher priority and/or a different frequency than those sent from the third circuitry to the second circuitry. The first switch may be disposed near a first junction of the first interconnection and the second interconnection. In some embodiments, a ground or a termination resistance may also be coupled to the first interconnection via a second switch. The second switch may be coupled to the first interconnection at a second junction near the first circuitry.

Claims (35)

1 . Radio frequency circuitry comprising:

first circuitry;

second circuitry;

a first interconnection coupling the first circuitry to the second circuitry, wherein the first interconnection is continuous and coupled to a ground via a first switch;

third circuitry; and

a second interconnection coupling the third circuitry to the first interconnection via a second switch, the third circuitry being configured to transmit a signal to the second circuitry via the second interconnection.

2 . The radio frequency circuitry of claim 1 , wherein the first circuitry, the second circuitry, or the third circuitry comprises an amplifier, a digital-to-analog converter, an analog-to-digital converter, a filter, a mixer, a digital up converter, a digital down converter, a modulator, or a demodulator.

3 . The radio frequency circuitry of claim 1 , wherein the first circuitry is configured to transmit an additional signal to the second circuitry via the first interconnection.

4 . The radio frequency circuitry of claim 1 , wherein the second interconnection is coupled to the first interconnection at a junction, the junction being within 5% of a length of the first interconnection from the second circuitry.

5 . The radio frequency circuitry of claim 1 , wherein a resistive element is coupled to the first switch that is coupled to the first interconnection.

6 . The radio frequency circuitry of claim 5 , wherein a combined resistance of the first switch and the resistive element equals a characteristic impedance of the first interconnection.

7 . The radio frequency circuitry of claim 5 , wherein the first switch is coupled to the first interconnection at a junction, the junction being within 5% of a length of the first interconnection from the first circuitry.

8 . Tangible, non-transitory, computer-readable media storing instructions that cause processing circuitry to:

receive an indication of a frequency of a signal to be sent from a first circuitry to a second circuitry over a first interconnection or a third circuitry to the second circuitry over a second interconnection and the first interconnection;

deactivate a first switch coupling the third circuitry to the first interconnection and deactivate a second switch coupling a third interconnection to the first interconnection based on the frequency being associated with a priority; and

activate the first switch and activate the second switch based on the frequency not being associated with the priority.

9 . The tangible, non-transitory, computer-readable of claim 8 , wherein a ground is coupled to the second switch on the third interconnection.

10 . The tangible, non-transitory, computer-readable media of claim 9 , wherein the second interconnection couples to the first interconnection at a first junction, the third interconnection couples to the first interconnection at a second junction, and the second junction is a quarter lambda length away from the first junction based on the frequency.

11 . The tangible, non-transitory, computer-readable media of claim 10 , wherein the second switch and the ground provide a lower impedance at the second junction and a higher impedance at the first junction.

12 . The tangible, non-transitory, computer-readable media of claim 8 , wherein the instructions cause the processing circuitry to activate the first circuitry based on the frequency being associated with the priority.

13 . The tangible, non-transitory, computer-readable media of claim 8 , wherein the instructions cause the processing circuitry to deactivate the first circuitry based on the frequency not being associated with the priority.

14 . The tangible, non-transitory, computer-readable media of claim 8 , wherein the priority is a high priority.

15 . An electronic device comprising:

one or more antenna ports; and

a transceiver coupled to the one or more antenna ports, the transceiver comprising

first circuitry,

second circuitry,

a first interconnection coupling the first circuitry to the second circuitry, wherein the first interconnection is configured to send a first signal of a first frequency from the first circuitry to the second circuitry,

third circuitry, and

a second interconnection coupling the third circuitry to the first interconnection via a first switch, wherein the second interconnection is configured to send a second signal of a second frequency from the third circuitry to the second circuitry.

16 . The electronic device of claim 15 , wherein the first interconnection does not comprise switching circuitry.

17 . The electronic device of claim 15 , wherein the first switch is configured to deactivate to send the first signal from the first circuitry to the second circuitry.

18 . The electronic device of claim 15 , wherein the first circuitry is configured to activate to send the first signal from the first circuitry to the second circuitry.

19 . The electronic device of claim 15 , wherein the first switch is configured to activate to send the second signal from the third circuitry to the second circuitry.

20 . The electronic device of claim 15 , wherein the first circuitry is configured to deactivate to send the second signal from the third circuitry to the second circuitry.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2023
From: WOO, SANG HYUN
To: APPLE INC.
Reel/Frame 064463/0946 →
Continuity (1)
Related Publication 20250047312A1 · Feb 6, 2025
References Cited (14)
US 4189676A · Arias · 1980 [cited by examiner]
US 8384494B2 · Laporte · 2013 [cited by applicant]
US 9362621B1 · He · 2016 [cited by applicant]
US 10109999B2 · Walker · 2018 [cited by examiner]
US 10608323B2 · Choi · 2020 [cited by applicant]
US 11095021B2 · Sung · 2021 [cited by applicant]
US 11411596B1 · Lin · 2022 [cited by applicant]
US 20140009209A1 · Cebi · 2014 [cited by applicant]
US 20140206301A1 · Mohan et al. · 2014 [cited by applicant]
US 20140287699A1 · Lin et al. · 2014 [cited by applicant]
US 20170019140A1 · Morteza et al. · 2017 [cited by applicant]
US 20200176869A1 · Huang · 2020 [cited by applicant]
US 20230231580A1 · Yang et al. · 2023 [cited by applicant]
Extended European Search Report for European Patent Application No. 24186178.0 dated Jan. 9, 2025; 7 pgs. [cited by applicant]