IP Library Granted Patent US 12,386,709
Granted Patent B2
US 12,386,709 · App. 18/241,984 · Granted Aug 12, 2025

Periodic reset of graphics processor unit in safety-critical graphics processing system

Inventors: Philip Morris (Hertfordshire, GB); Mario Sopena Novales (Hertfordshire, GB); Jamie Broome (Hertfordshire, GB)
Assignee: Imagination Technologies Limited
G06F11/1441G06F11/0751G06T1/20G06T15/005
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,386,709
App. No.
18/241,984
Granted
Aug 12, 2025
Kind
B2
Abstract

A method of performing safety-critical rendering at a graphics processing unit within a graphics processing system, the method comprising: receiving, at the graphics processing system, graphical data for safety-critical rendering at the graphics processing unit; scheduling at a safety controller, in accordance with a reset frequency, a plurality of resets of the graphics processing unit; rendering the graphical data at the graphics processing unit; and the safety controller causing the plurality of resets of the graphics processing unit to be performed commensurate with the reset frequency.

Claims (34)

1. A method of rendering an instrument cluster, using a tile-based rendering technique, at a graphics processing unit comprising a plurality of processing elements, the method comprising:

scheduling, in accordance with a reset frequency, a plurality of resets of one or more processing elements of the plurality of processing elements that are used for rendering tiles that include safety critical information; and

causing the plurality of resets to be performed commensurate with the reset frequency.

2. The method as claimed in claim 1 , wherein each processing element of the plurality of processing elements is a core of the graphics processing unit.

3. The method as claimed in claim 1 , wherein a command indicating a scheduled reset of a processing element is provided with a graphics processing instruction.

4. The method as claimed in claim 3 , wherein the graphics processing instruction is addressed to the processing element that is to be reset.

5. The method as claimed in claim 1 , wherein the instrument cluster comprises safety critical display elements and display elements that are not safety critical.

6. The method as claimed in claim 1 , wherein the instrument cluster comprises at least one safety critical display element that comprises safety critical information.

7. The method as claimed in claim 1 , further comprising:

dividing the instrument cluster into a plurality of tiles; and

identifying which tiles of the plurality of tiles comprise safety critical information.

8. The method as claimed in claim 1 , wherein the reset frequency defines a number of resets to be performed per a number of frames.

9. The method as claimed in claim 1 , wherein the reset frequency is set at design-time, user-configurable or determined by an application running on a device external to the graphics processing unit.

10. The method as claimed in claim 1 , the method further comprising:

monitoring one or more of a safety metric of the graphics processing unit, ionizing radiation levels, an occurrence of voltage spikes and an occurrence of electromagnetic pulses; and

adapting the reset frequency in dependence on said monitoring.

11. The method as claimed in claim 1 , comprising selectively scheduling a plurality of resets of only the one or more processing elements of the plurality of processing elements that are used for rendering tiles that include safety critical information.

12. The method as claimed in claim 1 , wherein the scheduling and causing steps are performed by a safety controller external to the graphics processing unit.

13. A graphics processing system comprising:

a graphics processing unit configured to render an instrument cluster, using a tile-based rendering technique, the graphics processing unit comprising a plurality of processing elements; and

a safety controller for the graphics processing system, the safety controller being configured to:

schedule, in accordance with a reset frequency, a plurality of resets of one or more processing elements of the plurality of processing elements that are configured to be used for rendering tiles that include safety critical information; and

cause the plurality of resets to be performed commensurate with the reset frequency.

14. The graphics processing system as claimed in claim 13 , wherein each processing element of the plurality of processing elements is a core of the graphics processing unit.

15. The graphics processing system as claimed in claim 13 , wherein the instrument cluster comprises safety critical display elements and display elements that are not safety critical.

16. The graphics processing system as claimed in claim 13 , wherein the instrument cluster comprises at least one safety critical display element that comprises safety critical information.

17. The graphics processing system as claimed in claim 13 , the graphics processing unit being configured to:

divide the instrument cluster into a plurality of tiles; and

identify which tiles of the plurality of tiles comprise safety critical information.

18. The graphics processing system as claimed in claim 13 , the safety controller being configured to selectively schedule resets of only the one or more processing elements of the plurality of processing elements that are configured to be used for rendering tiles that include safety critical information.

19. The graphics processing system as claimed in claim 13 , wherein the safety controller comprises a monitor configured to monitor one or more of a safety metric of the graphics processing unit, ionizing radiation levels, an occurrence of voltage spikes and an occurrence of electromagnetic pulses, and wherein the safety controller is configured to adapt the reset frequency in dependence on said monitoring.

20. A non-transitory computer readable storage medium having stored thereon computer readable instructions that, when executed at a computer system, cause the computer system to perform a method of rendering an instrument cluster, using a tile-based rendering technique, at a graphics processing unit comprising a plurality of processing elements, the method comprising:

scheduling, in accordance with a reset frequency, a plurality of resets of one or more processing elements of the plurality of processing elements that are used for rendering tiles that include safety critical information; and

causing the plurality of resets to be performed commensurate with the reset frequency.

Assignments (1)
SECURITY INTEREST Recorded Jul 31, 2024
From: IMAGINATION TECHNOLOGIES LIMITED
To: FORTRESS INVESTMENT GROUP (UK) LTD
Reel/Frame 068221/0001 →
Priority Claims (1)
GB 1914056 · Sep 30, 2019 · national
Continuity (3)
Continuation 17832613 · Jun 4, 2022
Continuation 17037889 · Sep 30, 2020
Related Publication 20230409432A1 · Dec 21, 2023
References Cited (27)
US 5482050A · Smokoff · 1996 [cited by examiner]
US 8743128B2 · Wilson · 2014 [cited by examiner]
US 12093689B2 · Tsien · 2024 [cited by examiner]
US 20060145727A1 · Sribhashyam · 2006 [cited by examiner]
US 20080098205A1 · Dolve et al. · 2008 [cited by applicant]
US 20120243517A1 · Aguirre et al. · 2012 [cited by applicant]
US 20130103972A1 · Ozer et al. · 2013 [cited by applicant]
US 20140325274A1 · Mueller · 2014 [cited by applicant]
US 20150045083A1 · Nonin · 2015 [cited by applicant]
US 20150235338A1 · Alla et al. · 2015 [cited by applicant]
US 20170017378A1 · Wild · 2017 [cited by examiner]
US 20180039580A1 · Schneider · 2018 [cited by applicant]
US 20180048893A1 · Nishitsuji · 2018 [cited by examiner]
US 20180285191A1 · Jahagirdar et al. · 2018 [cited by applicant]
US 20190005269A1 · Regner et al. · 2019 [cited by applicant]
US 20190068700A1 · Nandkishor · 2019 [cited by examiner]
US 20190196926A1 · Jong et al. · 2019 [cited by applicant]
US 20220188193A1 · Qi · 2022 [cited by examiner]
CN 108762652A · 2018 [cited by applicant]
CN 109831585A · 2019 [cited by applicant]
CN 109978751A · 2019 [cited by applicant]
JP 2012198728A · 2012 [cited by applicant]
JP 2014198170A · 2014 [cited by applicant]
JP 2015035666A · 2015 [cited by applicant]
JP 2015126807A · 2015 [cited by applicant]
JP 2016083120A · 2016 [cited by applicant]
JP 2018175337A · 2018 [cited by applicant]