IP Library Patent Application 18256005
Patent Application
App. No. 18/256,005

OPERATION CIRCUIT, OPERATION METHOD, AND PROGRAM

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
18/256,005
Abstract

One aspect of the present invention is an operation circuit for performing a convolution operation of input feature map information supplied as a plurality of channels and coefficient information supplied as a plurality of channels, the operation circuit including a set including at least two channels of an output feature map based on output channels and at least three sub-operation circuits, wherein at least two sub-operation circuits are allocated for each set, the sub-operation circuits included in the set execute processing of a convolution operation of the coefficient information and the input feature map information included in the set, when a specific channel of the output feature map is a zero matrix, a sub-operation circuit that performs a convolution operation of the zero matrix executes processing of a convolution operation of the coefficient information and the input feature map information to be supplied next from a channel of the output feature map and a channel of the input feature map included in the set, and a result of the convolution operation is output for each channel of the output feature map.

Claims (17)

1 . An operation circuit for performing a convolution operation of input feature map information supplied as a plurality of channels and coefficient information supplied as a plurality of channels, the operation circuit comprising:

a set including at least two channels of an output feature map based on output channels; and

at least three sub-operation circuits,

wherein at least two sub-operation circuits are allocated for each set,

the sub-operation circuits included in the set execute processing of a convolution operation of the coefficient information and the input feature map information included in the set,

when a specific channel of the output feature map is a zero matrix, a sub-operation circuit that performs a convolution operation of the zero matrix executes processing of a convolution operation of the coefficient information and the input feature map information to be supplied next from a channel of the output feature map and a channel of the input feature map included in the set, and

a result of the convolution operation is output for each channel of the output feature map.

2 . The operation circuit according to claim 1 , wherein the sub-operation circuit outputs a sum of convolution operation results for each channel of the input feature map for each channel of the output feature map with respect to a convolution operation result for each channel of the input feature map obtained as a result of an arithmetic operation for each channel of the input feature map information.

3 . The operation circuit according to claim 1 , wherein, when a specific channel of the output feature map is a zero matrix, the sub-operation circuit that performs a convolution operation of the zero matrix also executes processing of a convolution operation of the coefficient information and the input feature map information to be supplied next from a channel of the output feature map and a channel of the input feature map included in the set when a specific channel of the output feature map is a zero matrix when executing a convolution operation of the coefficient information and the input feature map information to be supplied next from a channel of the output feature map and a channel of the input feature map included in the set.

4 . The operation circuit according to claim 1 , wherein sub-operation circuits less than the number of channels are allocated for each set.

5 . The operation circuit according to claim 1 , wherein channels allocated to the set are optimized by allocating the sub-operation circuit corresponding to the set on the basis of each value of kernel data obtained at the time of inference.

6 . An operation method for causing an operation circuit including a set including at least two channels of an output feature map based on output channels, and at least three sub-operation circuits to execute a convolution operation of input feature map information supplied as a plurality of channels and coefficient information, the operation method comprising:

allocating at least two sub-operation circuits for each set;

causing the sub-operation circuits included in the set to execute processing of a convolution operation of the coefficient information and the input feature map information included in the set;

when a specific channel of the output feature map is a zero matrix, causing a sub-operation circuit that performs a convolution operation of the zero matrix to execute processing of a convolution operation of the coefficient information and the input feature map information to be supplied next from a channel of the output feature map and a channel of the input feature map included in the set; and

outputting a result of the convolution operation for each channel of the output feature map.

7 . A non-transitory computer readable storage medium storing a program causing a computer to realize the operation circuit according to claim 1 .

Assignments (2)
CHANGE OF NAME Recorded Oct 3, 2025
From: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
To: NTT, INC.
Reel/Frame 072997/0702 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 5, 2023
From: OMORI, YUYA; NAKAMURA, KEN; KOBAYASHI, DAISUKE; NITTA, KOYO
To: NIPPON TELEGRAPH AND TELEPHONE CORPORATION
Reel/Frame 063858/0826 →