IP Library Granted Patent US 12,500,320
Granted Patent B2
US 12,500,320 · App. 18/273,229 · Granted Dec 16, 2025

Digital phase shifter

Inventor: Yusuke Uemichi (Sakura, JP)
Assignee: Fujikura Ltd.
H01P1/184H01P1/185H01P5/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,500,320
App. No.
18/273,229
Granted
Dec 16, 2025
Kind
B2
Abstract

A digital phase shift circuit including a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the first ground conductor being configured of a plurality of conductive layers; and an output circuit including an output signal line connected to the signal line and configured to increase output impedance as compared with that of an input matching load connected to an input stage of the digital phase shift circuit.

Claims (30)

1 . A digital phase shifter comprising:

a digital phase shift circuit including at least a signal line, two inner lines provided separately at predetermined distances on both sides of the signal line, two outer lines provided outside of the two inner lines, a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the first ground conductor being configured of a plurality of conductive layers; and

an output circuit including an output signal line connected to the signal line and configured to increase output impedance as compared with that of an input matching load connected to an input stage of the digital phase shift circuit,

wherein the output signal line and an output ground layer obtained by extending one conductive layer of the first ground conductor configured of the plurality of conductive layers form a microstrip line.

2 . The digital phase shifter according to claim 1 , wherein a notch is formed in at least a part of the output ground layer below the output signal line.

3 . The digital phase shifter according to claim 1 , wherein a line width of the output signal line is narrower than a line width of the signal line.

4 . The digital phase shifter according to claim 1 , wherein the output circuit includes ground lines for the signal line provided on both sides of the output signal line.

5 . The digital phase shifter according to claim 1 , wherein each of the distances is set to be less than 10 μm.

6 . The digital phase shifter according to claim 1 , wherein the digital phase shift circuit includes a capacitor having one end connected to the signal line and the other end connected to at least one of the first ground conductor and the second ground conductor.

7 . The digital phase shifter according to claim 6 , comprising another electronic switch for the capacitor between a lower electrode of the capacitor and at least one of the first ground conductor and the second ground conductor.

8 . The digital phase shifter according to claim 1 , wherein the output circuit includes a short stub connected to the output signal line.

9 . The digital phase shifter according to claim 8 , wherein the output circuit includes a ground line for the stub provided to surround a signal line of the short stub.

10 . The digital phase shifter according to claim 9 , comprising a third ground conductor connecting one end of one of the inner lines and one end of one of the outer lines, the one of the inner lines and the one of the outer lines being located on a side where the short stub extends, and the third ground conductor forming a part of the ground line for the stub.

11 . The digital phase shifter according to claim 10 , comprising a ground layer provided to cover upper parts of the short stub and the third ground conductor.

12 . The digital phase shifter according to claim 8 ,

wherein digital phase shift circuits including the digital phase shift circuit are connected in cascade in a multirow state,

wherein the output circuit is provided in a subsequent stage of the digital phase shift circuit located in a last stage, and

wherein the short stub is arranged between rows of the digital phase shift circuits.

13 . A digital phase shifter comprising:

a digital phase shift circuit including at least a signal line, two inner lines provided separately at predetermined distances on both sides of the signal line, two outer lines provided outside of the two inner lines, a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the first ground conductor being configured of a plurality of conductive layers; and

an output circuit including an output signal line connected to the signal line and configured to increase output impedance as compared with that of an input matching load connected to an input stage of the digital phase shift circuit,

wherein the output circuit includes a short stub connected to the output signal line.

14 . A digital phase shifter comprising:

a digital phase shift circuit including at least a signal line, two inner lines provided separately at predetermined distances on both sides of the signal line, two outer lines provided outside of the two inner lines, a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the first ground conductor being configured of a plurality of conductive layers; and

an output circuit including an output signal line connected to the signal line and configured to increase output impedance as compared with that of an input matching load connected to an input stage of the digital phase shift circuit,

wherein a line width of the output signal line is narrower than a line width of the signal line.

15 . A digital phase shifter comprising:

a digital phase shift circuit including at least a signal line, two inner lines provided separately at predetermined distances on both sides of the signal line, two outer lines provided outside of the two inner lines, a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the first ground conductor being configured of a plurality of conductive layers; and

an output circuit including an output signal line connected to the signal line and configured to increase output impedance as compared with that of an input matching load connected to an input stage of the digital phase shift circuit,

wherein the output circuit includes ground lines for the signal line provided on both sides of the output signal line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2023
From: UEMICHI, YUSUKE
To: FUJIKURA LTD.
Reel/Frame 064317/0991 →
Priority Claims (2)
JP 2022-024214 · Feb 18, 2022 · national
JP 2022-147145 · Sep 15, 2022 · national
Continuity (1)
Related Publication 20240396192A1 · Nov 28, 2024
References Cited (11)
US 12028038B2 · Azizi · 2024 [cited by examiner]
US 20120038432A1 · Andrews · 2012 [cited by applicant]
US 20190157754A1 · Valdes Garcia et al. · 2019 [cited by applicant]
US 20190158068A1 · Valdes Garcia et al. · 2019 [cited by applicant]
CN 111326839B · 2022 [cited by examiner]
JP 7072118B1 · 2022 [cited by applicant]
Yishay Roee Ben et al., “PVT Robust Passive Phase Shifter for 5G MIMO Applications”, 2020 IEEE 20th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SIRF), IEEE, Jan. 26, 2020, pp. 13-15; cited i… [cited by applicant]
Rainee N. Simons, “Chapter 10 Coplanar Waveguide Transitions”, Coplanar Waveguide Circuits, Components, and Systems, Jan. 1, 2001, pp. 288-345; cited in EP Office Action dated Jun. 21, 2024. [cited by applicant]
K. Hettak et al., “Design and Characterization of Elevated CPW and Thin Film Microstrip Structures for Millimeter-Wave Applications”, 2005 European Microwave Conference Cnit La Defense, Paris, France Oct. 4-6, 2005, Pis… [cited by applicant]
International Search Report dated Jan. 24, 2023, issued in counterpart International Application No. PCT/JP2022/042237. (2 pages). [cited by applicant]
Tousi et al., “A Ka-band Digitally-Controlled Phase Shifter with sub-degree Phase Precision”, 2016 IEEE Radio Frequency Integrated Circuits Symposium, (2016), pp. 356-359. Cited in ISR. (4 pages). [cited by applicant]