IP Library › Granted Patent US 12,614,826
Granted Patent B2
US 12,614,826 · App. 18/273,897 · Granted Apr 28, 2026

Digital phase shifter

Inventor: Yusuke Uemichi (Sakura, JP)
Assignee: Fujikura Ltd.
H01P1/184
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,614,826
App. No.
18/273,897
Granted
Apr 28, 2026
Kind
B2
Abstract

A digital phase shifter ( 100 ) includes a bend-type connection unit (e.g., a connection unit ( 20 - 1 )) connecting a first digital phase shift circuit (e.g., a digital phase shift circuit ( 10 - 10 )) located at an end portion of a first digital phase shift circuit group and a second digital phase shift circuit (e.g., a digital phase shift circuit ( 10 - 11 )) located at an end portion of a second digital phase shift circuit group, and a capacitor ( 50 ) is connected in parallel to at least one of a first connection line of the connection unit ( 20 ), a position in the vicinity of a connection position between signal lines of two adjacent digital phase shift circuits ( 10 ) constituting the first digital phase shift circuit group, and a position in the vicinity of a connection position between signal lines of two adjacent digital phase shift circuits ( 10 ) constituting the second digital phase shift circuit group.

Claims (20)

1 . A digital phase shifter comprising:

at least one first digital phase shift circuit group in which a plurality of digital phase shift circuits are connected in cascade;

at least one second digital phase shift circuit group in which a plurality of digital phase shift circuits are connected in cascade; and

at least one bend-type connection unit connecting a first digital phase shift circuit located at an end portion of the first digital phase shift circuit group and a second digital phase shift circuit located at an end portion of the second digital phase shift circuit group,

wherein each digital phase shift circuit is a circuit including at least a signal line, two inner lines provided on both sides of the signal line, two outer lines provided outside of the two inner lines, a first ground conductor connected to one end of each of the two inner lines and the two outer lines, a second ground conductor connected to the other end of each of the two outer lines, and two electronic switches, one thereof being provided between the other end of one of the two inner lines and the second ground conductor, the other thereof being provided between the other end of the other of the two inner lines and the second ground conductor, the circuit being set in a low-delay mode in which a return current flows through the two inner lines or a high-delay mode in which a return current flows through the two outer lines,

wherein a first capacitor is connected in parallel to at least one of a first connection line of the connection unit connecting the signal line of the first digital phase shift circuit and the signal line of the second digital phase shift circuit, a position in a vicinity of a connection position between signal lines of two adjacent digital phase shift circuits constituting the first digital phase shift circuit group, and a position in a vicinity of a connection position between signal lines of two adjacent digital phase shift circuits constituting the second digital phase shift circuit group,

wherein at least one of the plurality of digital phase shift circuits includes:

a second capacitor connected between the signal line and at least one of the first ground conductor and the second ground conductor; and

a second electronic switch configured to switch between whether or not to connect the second capacitor between the signal line and the at least one of the first ground conductor and the second ground conductor, and

wherein the first capacitor constitutes no digital phase shift circuit.

2 . The digital phase shifter according to claim 1 , wherein the first capacitor is connected in parallel to an intermediate portion of at least one first connection line.

3 . The digital phase shifter according to claim 1 , wherein the first capacitor is connected in parallel to each of one end portion of at least one first connection line on the first digital phase shift circuit side and the other end portion of the one first connection line on the second digital phase shift circuit side.

4 . The digital phase shifter according to claim 1 , wherein the first capacitor is connected in parallel to each of a position in a vicinity of a connection position between the signal line of the first digital phase shift circuit and the signal line of a third digital phase shift circuit adjacent to the first digital phase shift circuit and a position in a vicinity of a connection position between the signal line of the second digital phase shift circuit and the signal line of a fourth digital phase shift circuit adjacent to the second digital phase shift circuit.

5 . The digital phase shifter according to claim 1 , comprising an electronic switch configured to switch between whether or not to ground one end side of the first capacitor.

6 . The digital phase shifter according to claim 1 , wherein at least one of the plurality of digital phase shift circuits is a mitigation circuit configured to mitigate a distribution of phase shift amounts.

7 . The digital phase shifter according to claim 1 , wherein the connection unit includes:

two second connection lines connecting the two inner lines of the first digital phase shift circuit and the two inner lines of the second digital phase shift circuit;

a ground layer arranged in at least one of positions above and below the first connection line and the two second connection lines; and

a via-hole connecting at least the two second connection lines and the ground layer.

8 . The digital phase shifter according to claim 7 , wherein the connection unit includes two third connection lines connecting the two outer lines of the first digital phase shift circuit and the two outer lines of the second digital phase shift circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2023
From: UEMICHI, YUSUKE
To: FUJIKURA LTD.
Reel/Frame 064359/0909 →
Priority Claims (1)
JP 2022-114658 · Jul 19, 2022 · national
Continuity (1)
Related Publication 20240396193A1 · Nov 28, 2024
References Cited (11)
US 10291282B1 · Lin · 2019 [cited by examiner]
US 20190157754A1 · Valdes Garcia et al. · 2019 [cited by applicant]
US 20190158068A1 · Valdes Garcia et al. · 2019 [cited by applicant]
US 20210135656A1 · Birkbeck et al. · 2021 [cited by applicant]
US 20220131247A1 · Li · 2022 [cited by examiner]
JP 7076658B1 · 2022 [cited by applicant]
JP 7076663B1 · 2022 [cited by applicant]
JP 7087215B1 · 2022 [cited by applicant]
International Search Report dated Apr. 18, 2023, issued in counterpart International Application No. PCT/JP2023/003961. (2 pages). [cited by applicant]
Tousi et al., “A Ka-band Digitally-Controlled Phase Shifter with sub-degree Phase Precision”, 2016 IEEE Radio Frequency Integrated Circuits Symposium, (2016), pp. 356-359. Cited in Specification and ISR. (4 pages). [cited by applicant]
Hong-Teuk Kim et al,“A Compact V-Band 2-Bit Reflection-Type MEMS Phase Shifter”, IEEE Microwave and Wireless Components Letters, IEEE Service Center, New York, NY, US, vol. 12, No. 9, Sep. 1, 2002 (Sep. 1, 2002), XP0110… [cited by applicant]