IP Library Granted Patent US 12,438,466
Granted Patent B2
US 12,438,466 · App. 18/298,187 · Granted Oct 7, 2025

Integrated circuit control device for multi-phase switching converters and control method thereof

Inventors: Huichun Dai (Hangzhou, CN); Wangmiao Hu (Hangzhou, CN); Fangyu Zhang (Hangzhou, CN); Keke Zhao (Hangzhou, CN); Lijie Jiang (Hangzhou, CN); Jinghai Zhou (Kirkland, WA)
Assignee: Chengdu Monolithic Power Systems Co., Ltd.
H02M3/1586H02M1/0009H02M1/32H02M1/327
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,438,466
App. No.
18/298,187
Granted
Oct 7, 2025
Kind
B2
Abstract

An integrated circuit (IC) control device for a multi-phase switching converter having a master phase and at least one slave phase, has a first ON-time control circuit to provide a first ON-time control signal and at least one slave ON-time control circuit. Each slave ON-time control circuit has a closed-loop gainer to provide a gain by executing proportional integral to a difference between a master phase temperature and a slave phase temperature, a multiplier to provide a current feedback signal by multiplying a slave current signal with the gain, a bias circuit to provide a bias by executing proportional integral to a difference between a master phase current and the current feedback signal, and an adder to provide a corresponding slave ON-time control signal by adding the first ON-time control signal to a bias ON-time control signal provided by a bias ON-time generator based the bias.

Claims (69)

1. An integrated circuit (IC) control device to be used in a multi-phase switching converter, the IC control device comprising:

a first pin configured to receive a first temperature signal representative of a temperature of a first phase of the multi-phase switching converter and a second temperature signal representative of a temperature of a second phase of the multi-phase switching converter;

a second pin configured to receive a first current signal representative of a current flowing through the first phase of the multi-phase switching converter;

a third pin configured to receive a second current signal representative of a current flowing through the second phase of the multi-phase switching converter;

a comparison circuit configured to provide a comparison signal by comparing a feedback voltage representative of an output voltage of the multi-phase switching converter with a reference voltage;

a first ON-time control circuit configured to provide a first ON-time control signal to control an ON-time of a first switch of the first phase of the multi-phase switching converter; and

a second ON-time control circuit configured to provide a second ON-time control signal to control an ON-time of a second switch of the second phase of the multi-phase switching converter based on the first temperature signal, the second temperature signal, the first current signal, the second current signal and the first ON-time control signal.

2. The IC control device of claim 1 , further comprises:

a fourth pin configured to receive a third current signal representative of a current flowing through a third switch of a third phase of the multi-phase switching converter; and

a third ON-time control circuit configured to provide a third ON-time control signal to control an ON-time of the third switch based on the first temperature signal, a third temperature signal representative of a temperature of the third phase, the first current signal, the third current signal and the first ON-time control signal.

3. The IC control device of claim 1 , wherein the second ON-time control circuit comprises:

a second closed-loop gainer configured to provide a second gain by executing proportional integral operation to a difference between the first temperature signal and the second temperature signal;

a second multiplier configured to multiply the second current signal with the second gain and provide a second current feedback signal;

a second bias circuit configured to provide a second bias by executing proportional integral operation to a difference between the first current signal and the second current feedback signal;

a second bias ON-time generator configured to provide a second bias ON-time control signal based on the second bias; and

a second adder configured to add the first ON-time control signal to the second bias ON-time control signal and provide the second ON-time control signal.

4. The IC control device of claim 3 , wherein:

the second closed-loop gainer is configured to execute proportional integral operation under a control of a first clock signal to generate the second gain, and the second gain is stored in a second gain storage unit; and

the second bias circuit is configured to execute proportional integral operation under a control of a second clock signal to generate the second bias, and the second bias is stored in a second bias storage unit, wherein the first clock signal has a lower frequency than that of the second clock signal.

5. The IC control device of claim 4 , wherein when the second phase enters to phase shedding operation from power operation, the second gain is reset to be a first value and the second bias is reset to be a second value.

6. The IC control device of claim 4 , wherein the second ON-time control circuit is further configured to keep the second bias stored in the second bias storage unit unchanged when any of the following occurs:

a load transient has occurred;

a number of switching phases of the multi-phase switching converter under power operation has changed; or

a Voltage identification (VID) code to a load has changed.

7. The IC control device of claim 3 , wherein the second ON-time control circuit further comprises:

a limiter circuit configured to provide an output range to the second bias ON-time generator, such that an absolute value of the second bias ON-time control signal is not more than the output range.

8. The IC control device of claim 7 , wherein:

the output range provided by the limiter circuit is generated based on a gain factor and a bias factor, wherein a maximum value of the output range is not more than a sum of the gain factor and the bias factor, and a minimum value of the output range is not less than the bias factor.

9. A control device to be used in a multi-phase switching converter having a plurality of switching phases coupled in parallel for providing an output voltage to a load, the control device comprising:

a master ON-time control circuit configured to provide a first ON-time control signal to control an ON-time of a first switch in a master phase of the multi-phase switching converter;

a comparison circuit configured to provide a comparison signal by comparing a feedback voltage representative of the output voltage of the multi-phase switching converter with a reference voltage; and

at least one slave ON-time control circuit, each slave ON-time control circuit is configured to provide a respective slave ON-time control signal to control an ON-time of a slave switch in a corresponding slave phase of the multi-phase switching converter based on a master phase temperature of the master phase of the multi-phase switching converter, a corresponding slave phase temperature of the corresponding slave phase of the multi-phase switching converter, a first current flowing through the master phase of the multi-phase switching converter, a second current flowing through the corresponding slave phase of the multi-phase switching converter, and the first ON-time control signal.

10. The control device of claim 9 , wherein each slave ON-time control circuit comprises:

a closed-loop gainer configured to provide a gain by executing proportional integral operation to a difference between a first temperature signal representative of the master phase temperature and a slave temperature signal representative of the corresponding slave phase temperature;

a multiplier configured to multiply a slave current signal representative of the second current flowing through the slave switch in the corresponding slave phase with the gain, and provide a current feedback signal;

a bias circuit configured to provide a bias by executing proportional integral operation to a difference between a first current signal representative of the first current flowing through the first switch and the current feedback signal;

a bias ON-time generator configured to generate a bias ON-time control signal based the bias; and

an adder configured to add the first ON-time control signal to the bias ON-time control signal and provide the respective slave ON-time control signal for the slave switch in the corresponding slave phase.

11. The control device of claim 10 , wherein:

each closed-loop gainer is configured to execute proportional integral operation under a control of a first clock signal to generate the gain which is stored in a corresponding gain storage unit; and

each bias circuit is configured to execute proportional integral operation under a control of a second clock signal to generate the bias which is stored in a corresponding bias storage unit, and wherein the first clock signal has a lower frequency than that of the second clock signal.

12. The control device of claim 11 , wherein each slave ON-time control circuit under a phase-shedding operation is configured to reset the gain stored in the corresponding gain storage unit to be a first value and reset the bias stored in the corresponding bias storage unit to be a second value.

13. The control device of claim 11 , wherein each slave ON-time control circuit is further configured to keep the bias stored in the corresponding bias storage unit unchanged when any of the following occurs:

a load transient;

a number of the plurality of switching phases of the multi-phase switching converter under power operation has changed; or

a VID code provided to the load has changed.

14. The control device of claim 11 , wherein each slave ON-time control circuit further comprises:

a limiter circuit configured to provide an output range to the bias ON-time generator, such that an absolute value of the bias ON-time control signal is not more than the output range.

15. The control device of claim 14 , wherein:

the output range provided by the limiter circuit is generated based on a gain factor and a bias factor, wherein a maximum value of the output range is not more than a sum of the gain factor and the bias factor, and a minimum value of the output range is not less than the bias factor.

16. The control device of claim 9 , further comprises:

a switching control circuit coupled to the comparison circuit and configured to successively provide a plurality of switching control signals to the plurality of switching phases based on the comparison signal, the first ON-time control signal and at least one slave ON-time control signal.

17. A control method used in a multi-phase switching converter having a plurality of switching phases including a master phase and at least one slave phase, the control method comprising:

providing a first ON-time control signal to control an ON-time of a first switch in the master phase of the multi-phase switching converter;

providing a respective slave ON-time control signal to control an ON-time of a slave switch in each slave phase of the at least one slave phase of the multi-phase switching converter, wherein in each slave phase:

receiving a first temperature signal representative of a master phase temperature of the master phase of the multi-phase switching converter and a slave temperature signal representative of a temperature of a corresponding slave phase of the at least one slave phase of the multi-phase switching converter, and providing a gain by executing proportional integral operation to a difference between the first temperature signal and the slave temperature signal;

multiplying a slave current signal representative of a current flowing through the slave switch with the gain, and provide a current feedback signal;

providing a bias by executing proportional integral operation to a difference between a first current signal representative of a current flowing through the first switch and the current feedback signal;

generating a bias ON-time control signal based on the bias; and

providing the respective slave ON-time control signal for the slave switch in the corresponding slave phase by adding the first ON-time control signal to the bias ON-time control signal.

18. The control method of claim 17 , wherein for each slave phase:

executing proportional integral operation under a control of a first clock signal to generate the gain stored in a corresponding gain storage unit; and

executing proportional integral operation under a control of a second clock signal to generate the bias stored in a corresponding bias storage unit, and wherein the first clock signal has a lower frequency than that of the second clock signal.

19. The control method of claim 18 , further comprising keeping each bias stored in the corresponding bias storage unit unchanged when any of the following occurs:

a load transient has occurred;

a number of the plurality of switching phases of the multi-phase switching converter under power operation has changed; or

a VID code provided to a load has changed.

20. The control method of claim 17 , wherein for each slave phase:

providing an output range based on load current information such that a variation of the ON-time of the slave switch in each slave phase is not more than the output range.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2023
From: DAI, HUICHUN; HU, WANGMIAO; ZHANG, FANGYU; ZHAO, KEKE; JIANG, LIJIE; ZHOU, JINGHAI
To: CHENGDU MONOLITHIC POWER SYSTEMS CO., LTD.
Reel/Frame 063279/0092 →
Priority Claims (1)
CN 202210393099.0 · Apr 14, 2022 · national
Continuity (1)
Related Publication 20230336082A1 · Oct 19, 2023
References Cited (37)
US 7759918B2 · Moyer · 2010 [cited by examiner]
US 8358113B2 · Cheng · 2013 [cited by examiner]
US 10243465B1 · Young · 2019 [cited by examiner]
US 10270343B2 · Nguyen · 2019 [cited by examiner]
US 10727746B1 · Yen · 2020 [cited by examiner]
US 11031868B2 · Cheng · 2021 [cited by examiner]
US 11303204B1 · Zhao · 2022 [cited by examiner]
US 11791705B1 · Chang · 2023 [cited by examiner]
US 20020125869A1 · Groom · 2002 [cited by examiner]
US 20100164454A1 · Rinne · 2010 [cited by examiner]
US 20110057632A1 · Cheng · 2011 [cited by examiner]
US 20120091977A1 · Carroll · 2012 [cited by examiner]
US 20130057239A1 · Kalje · 2013 [cited by examiner]
US 20130169249A1 · Lee · 2013 [cited by examiner]
US 20130307498A1 · Jiang · 2013 [cited by examiner]
US 20130307503A1 · Ouyang · 2013 [cited by examiner]
US 20130342176A1 · Yang · 2013 [cited by examiner]
US 20140022684A1 · Jiang · 2014 [cited by examiner]
US 20150207400A1 · Shenoy · 2015 [cited by examiner]
US 20150270773A1 · Jiang · 2015 [cited by examiner]
US 20160164414A1 · Hang · 2016 [cited by examiner]
US 20180278162A1 · Petricek · 2018 [cited by examiner]
US 20180294720A1 · Zhu · 2018 [cited by examiner]
US 20190074770A1 · Trichy · 2019 [cited by examiner]
US 20190207518A1 · Wu · 2019 [cited by examiner]
US 20210028683A1 · Jiang · 2021 [cited by examiner]
US 20210028686A1 · Jiang · 2021 [cited by examiner]
US 20210028704A1 · Jiang · 2021 [cited by examiner]
US 20210288578A1 · Luo · 2021 [cited by examiner]
US 20210399641A1 · Lee · 2021 [cited by examiner]
US 20220057855A1 · Zou · 2022 [cited by examiner]
US 20220247316A1 · Jiang · 2022 [cited by examiner]
US 20220247317A1 · Jiang · 2022 [cited by examiner]
US 20220345126A1 · Harriman · 2022 [cited by examiner]
US 20230048949A1 · Nguyen · 2023 [cited by examiner]
US 20230402925A1 · Chang · 2023 [cited by examiner]
US 20240297566A1 · Kv · 2024 [cited by examiner]