IP Library › Granted Patent US 12,376,236
Granted Patent B2
US 12,376,236 · App. 18/303,113 · Granted Jul 29, 2025

Method for normalizing solder interconnects in a circuit package module after removal from a test board

Inventors: James David Walling (Cedar Rapids, IA); Jeffrey Sailer (Cedar Rapids, IA)
Assignee: Skyworks Solutions, Inc.
H05K3/1225B23K1/0016B23K3/0638B23K37/04H05K3/1233H05K3/3478H05K3/3485
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,376,236
App. No.
18/303,113
Granted
Jul 29, 2025
Kind
B2
Abstract

A method for normalizing the solder interconnects (e.g., normalizing the height of the solder ball interconnects) in a circuit package module (e.g., dual-sided mold grid array package module) after removal from a test board includes receiving in a fixture the circuit package module upside down and removably coupling a stencil to the fixture and over the circuit package module. The stencil has a pattern of apertures that coincides with the pattern of solder interconnects of the circuit package module. The method also includes applying solder paste over the stencil to pass through the apertures to add solder paste to the solder interconnects. The method also includes removing the stencil from over the fixture, and removing the circuit package module from the fixture. The circuit package module can be heated to reflow the solder interconnects with the added solder paste.

Claims (32)

1. A method of normalizing solder interconnects of a circuit package module comprising:

placing a circuit package module upside down in a recess of a fixture so that a plurality of solder interconnects of the circuit package module face out of the fixture;

coupling a stencil to the fixture so that the stencil is disposed over the circuit package module, the stencil having a plurality of apertures arranged in a pattern that coincides with a pattern of the plurality of solder interconnects of the circuit package module;

applying a solder paste over the stencil so that the solder paste passes through the plurality of apertures and is added onto the plurality of solder interconnects;

decoupling the stencil from the fixture to expose the circuit package module;

removing the circuit package module from the fixture; and

heating the circuit package module to reflow the solder interconnects with the added solder paste.

2. The method of claim 1 wherein the plurality of apertures have a diameter of between 150 μm and 300 μm.

3. The method of claim 2 wherein the plurality of apertures have a diameter of 225 μm.

4. A method of normalizing solder interconnects of a circuit package module comprising:

placing a circuit package module upside down in a recess of a fixture so that a plurality of solder interconnects of the circuit package module face out of the fixture;

coupling a stencil to the fixture so that the stencil is disposed over the circuit package module and so that the stencil is placed over the fixture so that one or more posts of the fixture that protrude from a surface of the fixture extend through one or more openings of the stencil, the stencil having a plurality of apertures arranged in a pattern that coincides with a pattern of the plurality of solder interconnects of the circuit package module, the fixture having a pair of posts and the stencil having a pair of openings;

applying a solder paste over the stencil so that the solder paste passes through the plurality of apertures and is added onto the plurality of solder interconnects;

decoupling the stencil from the fixture to expose the circuit package module;

removing the circuit package module from the fixture; and

heating the circuit package module to reflow the solder interconnects with the added solder paste.

5. The method of claim 1 wherein heating the circuit package module includes placing the circuit package module on a hot plate.

6. The method of claim 1 wherein applying the solder paste over the stencil so that the solder paste passes through the plurality of apertures includes scraping the solder paste over the stencil.

7. The method of claim 1 wherein decoupling the stencil from the fixture to expose the circuit package module includes lifting the stencil from over the fixture.

8. The method of claim 1 wherein removing the circuit package module from the fixture includes inserting a pair of tweezer prongs in slots of the recess that are adjacent a central recess of the recess.

9. The method of claim 4 wherein the plurality of apertures have a diameter of between 150 μm and 300 μm.

10. The method of claim 9 wherein the plurality of apertures have a diameter of 225 μm.

11. The method of claim 4 wherein heating the circuit package module includes placing the circuit package module on a hot plate.

12. The method of claim 4 wherein applying the solder paste over the stencil so that the solder paste passes through the plurality of apertures includes scraping the solder paste over the stencil.

13. The method of claim 4 wherein decoupling the stencil from the fixture to expose the circuit package module includes lifting the stencil from over the fixture.

14. The method of claim 4 wherein removing the circuit package module from the fixture includes inserting a pair of tweezer prongs in slots of the recess that are adjacent a central recess of the recess.

15. The method of claim 14 wherein the slots are linear slots.

16. The method of claim 15 wherein the slots are a pair of slots located on opposite sides of the central recess.

17. The method of claim 8 wherein the slots are linear slots.

18. The method of claim 17 wherein the slots are a pair of slots located on opposite sides of the central recess.

19. The method of claim 1 wherein the stencil and the fixture have a same projected area.

20. The method of claim 4 wherein the stencil and the fixture have a same projected area.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 22, 2024
From: WALLING, JAMES DAVID; SAILER, JEFFREY
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 066877/0725 →
Continuity (2)
Provisional Application 63363365 · Apr 21, 2022
Related Publication 20230389190A1 · Nov 30, 2023
References Cited (30)
US 5060846A · Schaeffer · 1991 [cited by examiner]
US 5067433A · Doll, Jr. · 1991 [cited by examiner]
US 5392980A · Swamy · 1995 [cited by examiner]
US 5782399A · Lapastora · 1998 [cited by examiner]
US 5910282A · Grozdanovski · 1999 [cited by examiner]
US 5988487A · MacKay · 1999 [cited by examiner]
US 6769596B1 · Alghouli · 2004 [cited by examiner]
US 9629259B1 · Hart · 2017 [cited by examiner]
US 20020187264A1 · Mallon · 2002 [cited by examiner]
US 20070131733A1 · Cheng · 2007 [cited by examiner]
US 20230337369A1 · Koo · 2023 [cited by examiner]
CN 1983549A · 2007 [cited by examiner]
CN 110013931A · 2019 [cited by examiner]
CN 110802293A · 2020 [cited by examiner]
CN 110890451B · 2023 [cited by examiner]
CN 117412507A · 2024 [cited by examiner]
DE 102016122134A1 · 2017 [cited by examiner]
DE 102020202411A1 · 2021 [cited by examiner]
JP H11233568A · 1999 [cited by examiner]
JP 2000223608A · 2000 [cited by examiner]
JP 2006294976A · 2006 [cited by examiner]
JP 2020184610A · 2020 [cited by examiner]
JP 2021501992A · 2021 [cited by examiner]
KR 20080048662A · 2008 [cited by examiner]
KR 20120021278A · 2012 [cited by examiner]
KR 20140000755A · 2014 [cited by examiner]
KR 20200109937A · 2020 [cited by examiner]
KR 102528910B1 · 2023 [cited by examiner]
TW 202339179A · 2023 [cited by examiner]
WO WO2011055487A1 · 2011 [cited by examiner]