IP Library › Granted Patent US 12,413,483
Granted Patent B2
US 12,413,483 · App. 18/313,103 · Granted Sep 9, 2025

Systems and methods for using bottleneck structures to improve performance of machine learning-based modeling

Inventors: Alex Batlle (Arenys de Munt, ES); Jordi Ros Giralt (Vilafranca del Penedes, ES); Aleix Segui (Tarrega, ES)
Assignee: QUALCOMM Incorporated
H04L41/147H04L41/12H04L41/16H04L43/0829H04L43/0852H04L43/0882H04L43/0894
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,413,483
App. No.
18/313,103
Granted
Sep 9, 2025
Kind
B2
Abstract

A processor-implemented method for generating a digital model of a communications system using a bottleneck structure includes receiving information associated with a communications system including multiple elements. Each of the elements is configured to communicate with other elements of the communications system. A bottleneck structure is generated based on the information associated with the communications system. An artificial neural network (ANN) processes the bottleneck structure and the information associated with the communications system to generate a digital model corresponding to the communications system.

Claims (48)

1. A processor-implemented method performed by one or more processors, comprising:

receiving information associated with a communications system including multiple elements, each of the multiple elements being configured to communicate with other elements of the communications system and the information associated with the communications system including topology information and flow information;

determining an information rate estimate based on the topology information and the flow information;

generating a bottleneck structure based on the information associated with the communications system, the bottleneck structure comprising a computational graph characterizing a state of the communications system with flows and links, the links offering communications resources with a limited capacity and the flows making use of the communications resources, the bottleneck structure revealing interactions of bottleneck links and system-wide ripple effects caused by perturbations in the communications system;

generating an embedding based on the information rate estimate and the bottleneck structure; and

processing, by an artificial neural network (ANN), the embedding over one or more convolutional layers to generate a digital model corresponding to the communications system.

2. The processor-implemented method of claim 1 , in which the ANN generates flow rate estimates and link bandwidth utilization.

3. The processor-implemented method of claim 2 , in which the information associated with the communications system comprises one or more of a flow latency or a packet drop probability.

4. The processor-implemented method of claim 1 , in which the ANN comprises a graph neural network (GNN).

5. The processor-implemented method of claim 1 , in which the ANN leverages information provided by the bottleneck structure to generate the digital model.

6. The processor-implemented method of claim 1 , in which the ANN leverages the bottleneck structure represented by a directed graph to implement message passing between nodes of the directed graph, wherein the nodes of the directed graph represent multiple elements of the communications system including the links and the flows.

7. The processor-implemented method of claim 1 , in which the communications system comprises one of a wireless telecommunications network, a datacenter network, a wide area network, an edge cloud, a local area network, a cluster of computing devices connected by a network, or a network-on-chip in a microprocessor.

8. An apparatus, comprising:

at least one memory; and

at least one processor coupled to the at least one memory, the at least one processor being configured to:

receive information associated with a communications system including multiple elements, each of the multiple elements being configured to communicate with other elements of the communications system and the information associated with a communications system including topology information and flow information;

determine an information rate estimate based on the topology information and the flow information;

generate a bottleneck structure based on the information associated with the communications system, the bottleneck structure comprising a computational graph characterizing a state of the communications system with flows and links, the links offering communications resources with a limited capacity and the flows making use of the communications resources, the bottleneck structure revealing interactions of bottleneck links and system-wide ripple effects caused by perturbations in the communications system;

generate an embedding based on the information rate estimate and the bottleneck structure; and

process, by an artificial neural network (ANN), the embedding over one or more convolutional layers of the ANN to generate a digital model corresponding to the communications system.

9. The apparatus of claim 8 , in which the ANN generates flow rate estimates and link bandwidth utilization.

10. The apparatus of claim 9 , in which the information associated with the communications system comprises one or more of a flow latency or a packet drop probability.

11. The apparatus of claim 8 , in which the ANN comprises a graph neural network (GNN).

12. The apparatus of claim 8 , in which the ANN leverages information provided by the bottleneck structure to generate the digital model.

13. The apparatus of claim 8 , in which the ANN leverages the bottleneck structure represented by a directed graph to implement message passing between nodes of the directed graph, wherein the nodes of the directed graph represent multiple elements of the communications system including the links and the flows.

14. The apparatus of claim 8 , in which the communications system comprises one of a wireless telecommunications network, a datacenter network, a wide area network, an edge cloud, a local area network, a cluster of computing devices connected by a network, or a network-on-chip in a microprocessor.

15. A non-transitory computer readable medium having encoded thereon program code, the program code being executed by one or more processors and comprising

program code to receive information associated with a communications system including multiple elements, each of the multiple elements being configured to communicate with other elements of the communications system and the information associated with the communications system including topology information and flow information;

program code to determine an information rate estimate based on the topology information and the flow information;

program code to generate a bottleneck structure based on the information associated with the communications system, the bottleneck structure comprising a computational graph characterizing a state of the communications system with flows and links, the links offering communications resources with a limited capacity and the flows making use of the communications resources, the bottleneck structure revealing interactions of bottleneck links and system-wide ripple effects caused by perturbations in the communications system;

program code to generate an embedding based on the information rate estimate and the bottleneck structure; and

program code to process, by an artificial neural network (ANN), the embedding over one or more convolutional layers of the ANN to generate a digital model corresponding to the communications system.

16. The non-transitory computer readable medium of claim 15 , in which the ANN generates flow rate estimates and link bandwidth utilization.

17. The non-transitory computer readable medium of claim 16 , in which the information associated with the communications system comprises one or more of a flow latency or a packet drop probability.

18. The non-transitory computer readable medium of claim 15 , in which the ANN comprises a graph neural network (GNN).

19. The non-transitory computer readable medium of claim 15 , in which the ANN leverages information provided by the bottleneck structure to generate the digital model.

20. The non-transitory computer readable medium of claim 15 , in which the ANN leverages the bottleneck structure represented by a directed graph to implement message passing between nodes of the directed graph, wherein the nodes of the directed graph represent multiple elements of the communications system including the links and the flows.

21. The non-transitory computer readable medium of claim 15 , in which the communications system comprises one of a wireless telecommunications network, a datacenter network, a wide area network, an edge cloud, a local area network, a cluster of computing devices connected by a network, or a network-on-chip in a microprocessor.

22. An apparatus, comprising:

means for receiving information associated with a communications system including multiple elements, each of the multiple elements being configured to communicate with other elements of the communications system and the information associated with the communications system including topology information and flow information;

means for determining an information rate estimate based on the topology information and the flow information;

means for generating a bottleneck structure based on the information associated with the communications system, the bottleneck structure comprising a computational graph characterizing a state of the communications system with flows and links, the links offering communications resources with a limited capacity and the flows making use of the communications resources, the bottleneck structure revealing interactions of bottleneck links and system-wide ripple effects caused by perturbations in the communications system;

means for generating an embedding based on the information rate estimate and the bottleneck structure; and

means for processing, by an artificial neural network (ANN), the embedding over one or more convolutional layers of the ANN to generate a digital model corresponding to the communications system.

23. The apparatus of claim 22 , in which the ANN generates flow rate estimates and link bandwidth utilization.

24. The apparatus of claim 23 , in which the information associated with the communications system comprises one or more of a flow latency or a packet drop probability.

25. The apparatus of claim 22 , in which the ANN leverages information provided by the bottleneck structure to generate the digital model.

26. The apparatus of claim 22 , in which the ANN leverages the bottleneck structure represented by a directed graph to implement message passing between nodes of the directed graph, wherein the nodes of the directed graph represent multiple elements of the communications system including the links and the flows.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2023
From: BATLLE, ALEX; ROS GIRALT, JORDI; SEGUI, ALEIX
To: QUALCOMM INCORPORATED
Reel/Frame 064031/0312 →
Continuity (1)
Related Publication 20240372787A1 · Nov 7, 2024
References Cited (12)
US 9015093B1 · Commons · 2015 [cited by examiner]
US 20150364022A1 · Dyell · 2015 [cited by examiner]
US 20160098629A1 · Lipasti · 2016 [cited by examiner]
US 20210097443A1 · Li · 2021 [cited by examiner]
US 20220124543A1 · Orhan · 2022 [cited by examiner]
“On the Bottleneck Structure of congestion-controlled Networks”. Proc.ACM Meas. Anal. Comput. Syst., vol. 3, Article 59, Publication date: Dec. 2019. (Year: 2019). [cited by examiner]
Behringer M., et al., “Autonomic Networking: Definitions and Design Goals”, Internet Research Task Force, Request for Comments: 7575, ISSN: 2070-1721, Jun. 2015, pp. 1-16. [cited by applicant]
Cai H., et al., “Enable Deep Learning on Mobile Devices: Methods, Systems, and Applications”, ACM Transactions on Design Automation of Electronic Systems, vol. 27, No. 3, Article 20, Nov. 2021, pp. 1-50. [cited by applicant]
Jia Z., et al., “Beyond Data and Model Parallelism for Deep Neural Networks”, arXiv:1807.05358v1 [cs.DC] Jul. 14, 2018, pp. 1-15. [cited by applicant]
Na H., et al., “LSTM-Based Throughput Prediction for LTE Networks”, The Korean Institute of Communications and Information Sciences, ICT Express, 2021, pp. 1-5. [cited by applicant]
Rusek K., et al., “Unveiling the Potential of Graph Neural Networks for Network Modeling and Optimization in SDN”, In Proceedings of the ACM Symposium on SDN Research, arXiv:1901.08113v3 [cs.NI], Oct. 28, 2019, pp. 1-12. [cited by applicant]
Zhou C., et al., “Digital Twin Network: Concepts and Reference Architecture”, Internet Research Task Force, draft-irtf-hmrg-network-digital-twin-arch-03, Apr. 27, 2023, 25 Pages. [cited by applicant]