IP Library › Granted Patent US 12,433,107
Granted Patent B2
US 12,433,107 · App. 18/317,579 · Granted Sep 30, 2025

Display device including dam and crack detector

Inventor: Min-Kyu Kim (Paju-si, KR)
Assignee: LG Display Co., Ltd.
H10K59/122H10K50/171H10K50/844H10K59/131H10K59/35H10K50/17H10K59/1315
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,433,107
App. No.
18/317,579
Granted
Sep 30, 2025
Kind
B2
Abstract

A display device includes: a substrate having a display area and a non-display area; a lower connection line disposed in the non-display area; a bank layer disposed on the lower connection line and having an undercut structure at an edge of a lower end portion thereof; a bank etch layer disposed between the lower connection line and the bank layer and having an edge inside the edge of the lower end portion of the bank layer; and a second driving electrode disposed on the bank layer and electrically connected to the lower connection line at least once, wherein a plurality of bank holes are formed in the bank layer.

Claims (75)

1. A display device, comprising:

a substrate having a display area including a plurality of subpixels and a non-display area outside the display area;

a thin film transistor in each of the plurality of subpixels, the thin film transistor including a gate electrode, a source electrode and a drain electrode;

a first intermediate layer and a second intermediate layer sequentially disposed on the thin film transistor;

a light-emitting element on the second intermediate layer, the light-emitting element connected to the thin film transistor and including a first driving electrode, an electroluminescent layer, and a second driving electrode;

a lower connection line in the non-display area;

a bank layer on the lower connection line;

a bank etch layer between the lower connection line and the bank layer;

a power supply line connected to the second driving electrode through the lower connection line, the power supply line having a same material as one of the gate electrode, the source electrode, and the drain electrode;

at least two dams over the power supply line, each of the at least two dams including the first intermediate layer, the second intermediate layer, the bank layer and a spacer, and the first intermediate layer and the second intermediate layer of the at least two dams separated from the first intermediate layer and the second intermediate layer in the display area;

a crack detector surrounding the at least two dams in the non-display area, the crack detector including a same material as one of the gate electrode, the source electrode, or the drain electrode; and

an encapsulation layer on the light-emitting element, the encapsulation layer including a first encapsulation layer, a second encapsulation layer, and a third encapsulation layer, an end of the first encapsulation layer farther from the display area than an end of the second encapsulation layer, and the first encapsulation layer overlapping the crack detector,

wherein the second intermediate layer of one of the at least two dams and the second intermediate layer of another of the at least two dams are separated from each other,

wherein a first portion of the lower connection line is in contact with the second driving electrode of the light-emitting element and a second portion of the lower connection line is between the bank layer and the second intermediate layer of at least one of the at least two dams, and

wherein each of the at least two dams further includes the lower connection line and the bank etch layer between the second intermediate layer and the bank layer.

2. The display device of claim 1 , wherein the second driving electrode is spaced apart from the bank etch layer.

3. The display device of claim 1 , wherein the bank layer includes a plurality of bank holes in the non-display area.

4. The display device of claim 3 , wherein the plurality of bank holes comprise a plurality of bank islands spaced apart from each other by the bank layer.

5. The display device of claim 3 , wherein the second driving electrode is connected to the lower connection line through the plurality of bank holes.

6. The display device of claim 3 , wherein the bank layer includes a bank open portion in an emission part of the display area, and the plurality of bank holes are more densely disposed compared with the bank open portion.

7. The display device of claim 1 , wherein a semiconductor layer of the thin film transistor includes one of an amorphous semiconductor material, a polycrystalline semiconductor material, or an oxide semiconductor material.

8. The display device of claim 1 , further comprising:

a source/drain metal pattern between the first intermediate layer and the second intermediate layer,

wherein the source/drain metal pattern on the first intermediate layer is connected to the power supply line, and the lower connection line on the second intermediate layer is connected to the source/drain metal pattern.

9. The display device of claim 1 , further comprising:

a hole injection layer on the first driving electrode and the bank layer,

wherein the bank layer includes a bank open portion in the display area and a plurality of bank holes in the non-display area, and

wherein a size of the bank open portion is greater than a size of each of the plurality of bank holes such that the hole injection layer on the first driving electrode is divided from the hole injection layer on the bank layer and the second driving electrode on the lower connection line is connected to the second driving electrode on the bank layer.

10. The display device of claim 1 , wherein the bank layer and the spacer of one of the at least two dams are disposed on the power supply line, and the bank layer and the spacer of another of the at least two dams are disposed on the power supply line.

11. The display device of claim 1 , wherein the power supply line extends past ends of the bank layer and the spacer of the one of the at least two dams and overlaps the bank layer and the spacer of the one of the at least two dams in a cross-section view of the display device, and the power supply line extends past ends of the bank layer and the spacer of the other of the at least two dams and overlaps the bank layer and the spacer of the other of the at least two dams in the cross-section view.

12. The display device of claim 1 , wherein the bank layer and the bank etch layer include a plurality of bank holes in the non-display area and a bank open portion in an emission part of the display area.

13. A display device, comprising:

a substrate having a display area including a plurality of subpixels and a non-display area outside the display area;

a thin film transistor in each of the plurality of subpixels, the thin film transistor including a gate electrode, a source electrode, and a drain electrode;

a first intermediate layer and a second intermediate layer sequentially disposed on the thin film transistor;

a light-emitting element on the second intermediate layer, the light-emitting element connected to the thin film transistor and including a first driving electrode, an electroluminescent layer, and a second driving electrode;

a lower connection line in the non-display area;

a bank layer on the lower connection line, the bank layer a plurality of bank holes in the non-display area;

a bank etch layer between the lower connection line and the bank layer;

a power supply line connected to the second driving electrode through the lower connection line, the power supply line having a same material as one of the gate electrode, the source electrode, or the drain electrode;

at least two dams over the power supply line, each of the at least two dams including the first intermediate layer, the second intermediate layer, the bank layer and a spacer, and the first intermediate layer and the second intermediate layer of the at least two dams separated from the first intermediate layer and the second intermediate layer in the display area;

a crack detector surrounding the at least two dams in the non-display area, the crack detector including a same material as one of the gate electrode, the source electrode, or the drain electrode; and

an encapsulation layer on the light-emitting element, the encapsulation layer including a first encapsulation layer, a second encapsulation layer, and a third encapsulation layer, and the encapsulation layer overlapping the crack detector,

wherein the second intermediate layer of one of the at least two dams and the second intermediate layer of another of the at least two dams are separated from each other,

wherein a first portion of the lower connection line is in contact with the second driving electrode of the light-emitting element and a second portion of the lower connection line is between the bank layer and the second intermediate layer of at least one of the at least two dams,

wherein each of the at least two dams further includes the lower connection line and the bank etch layer between the second intermediate layer and the bank layer.

14. The display device of claim 13 , wherein the second driving electrode is spaced apart from the bank etch layer.

15. The display device of claim 13 , wherein the plurality of bank holes comprise a plurality of bank islands spaced apart from each other by the bank layer.

16. The display device of claim 13 , wherein the second driving electrode is connected to the lower connection line through the plurality of bank holes.

17. The display device of claim 13 , wherein the bank layer includes a bank open portion in an emission part of the display area, and the plurality of bank holes are more densely disposed compared with the bank open portion.

18. The display device of claim 13 , wherein a semiconductor layer of the thin film transistor includes one of an amorphous semiconductor material, a polycrystalline semiconductor material, or an oxide semiconductor material.

19. The display device of claim 13 , further comprising:

a source/drain metal pattern between the first intermediate layer and the second intermediate layer,

wherein the source/drain metal pattern on the first intermediate layer is connected to the power supply line, and the lower connection line on the second intermediate layer is connected to the source/drain metal pattern.

20. The display device of claim 13 , further comprising:

a hole injection layer on the first driving electrode and the bank layer,

wherein the bank layer includes a bank open portion in the display area and a plurality of bank holes in the non-display area, and

wherein a size of the bank open portion is greater than a size of each of the plurality of bank holes such that the hole injection layer on the first driving electrode is divided from the hole injection layer on the bank layer and the second driving electrode on the lower connection line is connected to the second driving electrode on the bank layer.

21. A display device, comprising:

a substrate having a display area including a plurality of subpixels and a non-display area outside the display area;

a thin film transistor in each of the plurality of subpixels, the thin film transistor including a gate electrode, a source electrode, and a drain electrode;

a first intermediate layer and a second intermediate layer sequentially disposed on the thin film transistor;

a light-emitting element on the second intermediate layer, the light-emitting element connected to the thin film transistor and including a first driving electrode, an electroluminescent layer, and a second driving electrode;

a lower connection line in the non-display area;

a bank layer on the lower connection line, the bank layer including a plurality of bank holes in the non-display area;

a bank etch layer between the lower connection line and the bank layer;

a power supply line connected to the second driving electrode through the lower connection line, the power supply line having a same material as one of the gate electrode, the source electrode, or the drain electrode;

at least two dams over the power supply line, each of the at least two dams including the first intermediate layer, the second intermediate layer, the bank layer and a spacer, and the first intermediate layer and the second intermediate layer of the at least two dams separated from the first intermediate layer and the second intermediate layer in the display area;

a crack detector at an outmost portion of the non-display area and surrounding the at least two dams and the power supply line, the crack detector including a same material as one of the gate electrode, the source electrode, or the drain electrode; and

an encapsulation layer on the light-emitting element, the encapsulation layer including a first encapsulation layer, a second encapsulation layer, and a third encapsulation layer,

wherein the second intermediate layer of one of the at least two dams and the second intermediate layer of another of the at least two dams are separated from each other,

wherein a first portion of the lower connection line is in contact with the second driving electrode of the light-emitting element and a second portion of the lower connection line is between the bank layer and the second intermediate layer of at least one of the at least two dams, and

wherein each of the at least two dams further includes the lower connection line and the bank etch layer between the second intermediate layer and the bank layer.

22. The display device of claim 21 , wherein the second driving electrode is spaced apart from the bank etch layer.

23. The display device of claim 21 , wherein the plurality of bank holes comprise a plurality of bank islands spaced apart from each other by the bank layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2023
From: KIM, MIN-KYU
To: LG DISPLAY CO., LTD.
Reel/Frame 063647/0215 →
Priority Claims (1)
KR 10-2019-0176694 · Dec 27, 2019 · national
Continuity (2)
Continuation 17130749 · Dec 22, 2020
Related Publication 20230284495A1 · Sep 7, 2023
References Cited (20)
US 11011728B2 · Kwon et al. · 2021 [cited by applicant]
US 20050077816A1 · Yamada et al. · 2005 [cited by applicant]
US 20140103385A1 · Hatano · 2014 [cited by examiner]
US 20140306198A1 · Im et al. · 2014 [cited by applicant]
US 20150048328A1 · Kato et al. · 2015 [cited by applicant]
US 20160268356A1 · Go et al. · 2016 [cited by applicant]
US 20170194599A1 · Furuie · 2017 [cited by applicant]
US 20170279079A1 · Kim et al. · 2017 [cited by applicant]
US 20180097050A1 · Yokota et al. · 2018 [cited by applicant]
US 20180138450A1 · Park et al. · 2018 [cited by applicant]
US 20180151838A1 · Park et al. · 2018 [cited by applicant]
US 20180166525A1 · Kim et al. · 2018 [cited by applicant]
US 20190006442A1 · Byun · 2019 [cited by examiner]
US 20190057632A1 · Kim et al. · 2019 [cited by applicant]
US 20200328376A1 · Seo · 2020 [cited by examiner]
KR 1020180013225A · 2018 [cited by applicant]
KR 1020190057749A · 2019 [cited by applicant]
KR 1020190065757A · 2019 [cited by applicant]
United States Office Action, U.S. Appl. No. 17/130,749, filed Sep. 15, 2022, 21 pages. [cited by applicant]
Korean Intellectual Property Office, Office Action, Korean Patent Application No. 10-2019-0176694, Apr. 8, 2025, 21 pages. [cited by applicant]