IP Library Granted Patent US 12,414,106
Granted Patent B2
US 12,414,106 · App. 18/339,208 · Granted Sep 9, 2025

Sidelink PSCCH timing estimation

Inventors: Moshe Ben-Ari (Rehovot, IL); Gideon Shlomo Kutz (Ramat Hasharon, IL); Peer Berger (Hod Hasharon, IL); Yehuda Shabtay Barel (Kfar Saba, IL); Tal Oved (Modiin, IL)
Assignee: QUALCOMM Incorporated
H04W72/1263H04L1/0061H04L5/0051H04L27/2605
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,414,106
App. No.
18/339,208
Granted
Sep 9, 2025
Kind
B2
Abstract

Apparatus, methods, and computer program products for wireless communication are provided. An example method may include establishing, with a second UE, a sidelink connection. The example method may further include communicating, with the second UE, a physical sidelink control channel (PSCCH) transmission carrying a PSCCH payload and a set of demodulation reference signal (DM RS) pilots, the PSCCH payload and the set of DM RS pilots being modulated based on a same cyclic shift (CS).

Claims (51)

1. An apparatus for wireless communication at a user equipment (UE), comprising:

at least one memory; and

at least one processor coupled to the at least one memory and, based at least in part on stored information that is stored in the at least one memory, the at least one processor is configured to cause the apparatus to:

establish, with a second UE, a sidelink connection; and

communicate, with the second UE, a physical sidelink control channel (PSCCH) transmission carrying a PSCCH payload and a set of demodulation reference signal (DM RS) pilots, the PSCCH payload and the set of DM RS pilots being modulated based on a same cyclic shift (CS).

2. The apparatus of claim 1 , further comprising:

at least one transceiver coupled to the at least one processor, wherein to communicate the PSCCH transmission, the at least one processor is further configured to cause the apparatus to:

transmit, to the second UE via the transceiver, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots.

3. The apparatus of claim 1 , wherein to communicate the PSCCH transmission, the at least one processor is further configured to cause the apparatus to:

receive, from the second UE, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots.

4. The apparatus of claim 3 , wherein the at least one processor is further configured to cause the apparatus to:

demodulate the PSCCH transmission based on:

a timing offset (TO) estimation associated with the PSCCH transmission, wherein the estimated TO is a sum of a physical TO and a timing shift caused by the CS.

5. The apparatus of claim 4 , wherein the at least one processor is further configured to cause the apparatus to:

receive, from a third UE, a second PSCCH transmission carrying a second PSCCH payload and a second set of DM RS pilots, the second PSCCH payload and the second set of DM RS pilots being modulated based on a second CS.

6. The apparatus of claim 5 , wherein the at least one processor is further configured to cause the apparatus to:

demodulate the PSCCH transmission and consider the second PSCCH transmission from the third UE as an interference of the PSCCH transmission.

7. The apparatus of claim 1 , wherein an indication associated with the same CS is attached to the PSCCH payload.

8. The apparatus of claim 1 , wherein the same CS modulates a cyclic redundancy checksum (CRC) associated with a transport block (TB) associated with the PSCCH transmission.

9. The apparatus of claim 8 , wherein to communicate the PSCCH transmission, the at least one processor is further configured to cause the apparatus to receive, from the second UE, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots, and wherein the at least one processor is further configured to cause the apparatus to:

compare multiple hypothesis CS with the CRC; and

determine a valid CS hypothesis from the multiple hypothesis CS based on a comparison with the CRC.

10. The apparatus of claim 9 , wherein the at least one processor is further configured to cause the apparatus to:

subtract the valid CS hypothesis from an estimated timing offset (TO) associated with the PSCCH transmission to determine a physical TO associated with the PSCCH transmission.

11. A method for wireless communication performed by a user equipment (UE), comprising:

establishing, with a second UE, a sidelink connection; and

communicating, with the second UE, a physical sidelink control channel (PSCCH) transmission carrying a PSCCH payload and a set of demodulation reference signal (DM RS) pilots, the PSCCH payload and the set of DM RS pilots being modulated based on a same cyclic shift (CS).

12. The method of claim 11 , wherein communicating the PSCCH transmission comprises:

transmitting, to the second UE, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots.

13. The method of claim 11 , wherein communicating the PSCCH transmission comprises:

receiving, from the second UE, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots.

14. The method of claim 13 , further comprising:

demodulating the PSCCH transmission based on:

estimating a timing offset (TO) associated with the PSCCH transmission, wherein the estimated TO is a sum of a physical TO and a timing shift caused by the CS.

15. The method of claim 14 , further comprising:

receiving, from a third UE, a second PSCCH transmission carrying a second PSCCH payload and a second set of DM RS pilots, the second PSCCH payload and the second set of DM RS pilots being modulated based on a second CS.

16. The method of claim 15 , further comprising:

demodulating the PSCCH transmission and consider the second PSCCH transmission from the third UE as an interference of the PSCCH transmission.

17. The method of claim 11 , wherein an indication associated with the same CS is attached to the PSCCH payload.

18. The method of claim 11 , wherein the same CS modulates a cyclic redundancy checksum (CRC) associated with a transport block (TB) associated with the PSCCH transmission.

19. The method of claim 18 , wherein communicating the PSCCH transmission comprises receiving, from the second UE, the PSCCH transmission carrying the PSCCH payload and the set of DM RS pilots, and further comprising:

comparing multiple hypothesis CS with the CRC; and

determining a valid CS hypothesis from the multiple hypothesis CS based on a comparison with the CRC.

20. The method of claim 19 , further comprising:

subtracting the valid CS hypothesis from an estimated timing offset (TO) associated with the PSCCH transmission to determine a physical TO associated with the PSCCH transmission.

21. An apparatus for wireless communication at a user equipment (UE), comprising:

means for establishing, with a second UE, a sidelink connection; and

means for communicating, with the second UE, a physical sidelink control channel (PSCCH) transmission carrying a PSCCH payload and a set of demodulation reference signal (DM RS) pilots, the PSCCH payload and the set of DM RS pilots being modulated based on a same cyclic shift (CS).

22. A non-transitory computer-readable medium storing computer executable code at a user equipment (UE), the code when executed by a processor causes the processor to:

establish, with a second UE, a sidelink connection; and

communicate, with the second UE, a physical sidelink control channel (PSCCH) transmission carrying a PSCCH payload and a set of demodulation reference signal (DM RS) pilots, the PSCCH payload and the set of DM RS pilots being modulated based on a same cyclic shift (CS).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2023
From: BEN-ARI, MOSHE; KUTZ, GIDEON SHLOMO; BERGER, PEER; BAREL, YEHUDA SHABTAY; OVED, TAL
To: QUALCOMM INCORPORATED
Reel/Frame 064345/0798 →
Continuity (1)
Related Publication 20240430882A1 · Dec 26, 2024
References Cited (15)
US 11082996B2 · Li · 2021 [cited by examiner]
US 11140528B2 · Lee · 2021 [cited by examiner]
US 11895622B2 · Yasukawa · 2024 [cited by examiner]
US 20090129492A1 · Hamaguchi · 2009 [cited by examiner]
US 20150270939A1 · Ro · 2015 [cited by examiner]
US 20150305012A1 · Yi · 2015 [cited by examiner]
US 20190173703A1 · Gao · 2019 [cited by examiner]
US 20190222447A1 · Vos · 2019 [cited by examiner]
US 20200351857A1 · Bharadwaj · 2020 [cited by examiner]
US 20210289486A1 · Chiu et al. · 2021 [cited by applicant]
US 20210344541A1 · Shellhammer · 2021 [cited by examiner]
US 20220377566A1 · Shimezawa · 2022 [cited by examiner]
WO 2019215260A1 · 2019 [cited by applicant]
Intel Corporation, Proposal to align DMRS cyclic shift for PSCCH and PSSCH (Correction to V2V Cr—36.211), Oct. 10-14, 2016, 3GPP TSG RAN WG1 Meeting #86bis, R1-1609453, All Pages. (Year: 2016). [cited by examiner]
International Search Report and Written Opinion—PCT/US2024/033095—ISA/EPO—Oct. 24, 2024—12 pages. [cited by applicant]