IP Library Granted Patent US 12,386,554
Granted Patent B2
US 12,386,554 · App. 18/339,241 · Granted Aug 12, 2025

Memory system and method of operating the same

Inventors: Soo Hong Ahn (Gyeonggi-do, KR); Hyeong Soo Kim (Gyeonggi-do, KR); Joon Seop Sim (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F3/0658G06F3/0607G06F3/0689
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,386,554
App. No.
18/339,241
Granted
Aug 12, 2025
Kind
B2
Abstract

A memory system for efficiently processing data in performing a job may include a plurality of memory devices configured to store data, a main data processor configured to access the plurality of memory devices, a sub data processor group including a plurality of sub data processors each configured to access the plurality of memory devices, respectively, a host interface configured to receive, from a host, a request for a job, and a job controller configured to perform the job by using one of the main data processor and the sub data processor group depending on whether accesses to the plurality of memory devices are related to each other for the job.

Claims (35)

1. A memory system, comprising:

first and second memory devices configured to store data;

first and second memory controllers configured to control the first and second plurality of memory devices, respectively, wherein the first memory controller includes a first sub data processor, the second memory controller including a second sub data processor, the first sub data processor is capable of accessing the first memory device and is not capable of accessing the second memory device, and the second sub data processor is capable of accessing the second memory device and is not capable of accessing the first memory device;

a main data processor configured to access the first and second memory devices through the first and second memory controllers;

a host interface configured to receive, from a host, a request for a job; and

a job controller configured to determine that the main data processor performs the job when data stored in both the first and second memory devices is referred to perform the job, or to determine that the first sub data processor performs the job when data, which is stored in the first memory device and not in the second memory device, is referred to perform the job.

2. The memory system according to claim 1 , wherein the request comprises:

at least one of a type of the job, query data of the job and an address of an area in which data used for the job is stored.

3. The memory system according to claim 1 , wherein the main data processor is configured to perform the job by processing the data stored in the first and second memory devices is referred to perform the job when the data stored in both the first and second memory devices is referred to perform the job.

4. The memory system according to claim 1 , wherein the first and second data processors respectively corresponding to the first and second memory devices are configured to process data stored in respective memory devices in parallel when data stored both in the first and second memory devices is not referred to perform the job.

5. The memory system according to claim 4 , wherein the main data processor is configured to combine data process results of the first and second sub data processors corresponding to the first and second memory devices.

6. The memory system according to claim 1 , wherein the main data processor is configured to have a relatively short access distance to the host, compared with the first and second sub data processors.

7. The memory system according to claim 1 , wherein the first and second sub data processors are respectively configured to have a relatively short access distance to the first and second memory devices, compared with the main data processor.

8. The memory system according to claim 1 , wherein the host interface is configured to provide, to the host, a result of performing the job in response to the request.

9. A method of operating a memory system, comprising:

receiving, from a host, a request for a job;

determining whether data stored in first and second memory devices of a plurality of memory devices is referred to perform the job;

performing the job by using one of a main data processor and a sub data processor group including first and second sub data processors according to a result of the determining; and

providing, to the host, a result of performing the job,

wherein the first sub data processor is capable of accessing the first memory device and is not capable of accessing the second memory device,

wherein the second sub data processor is capable of accessing the second memory device and is not capable of accessing the first memory device, and

wherein the main data processor is capable of accessing both the first and second memory devices.

10. The method according to claim 9 , wherein the performing comprises:

performing the job using the main data processor when it is determined that the data stored in both the first and second memory devices is referred to perform the job.

11. The method according to claim 9 , wherein the performing comprises:

performing the job using the sub data processor group when it is determined that the data stored in both the first and second memory devices is not referred to perform the job.

12. A memory system, comprising:

first and second memory devices;

a main controller chip implemented as a first system on chip (SoC), and including a main data processor configured to access both the first and second memory devices and a first internal interface; and

first and second sub controller chips each implemented as a second SoC different from the first SoC, and including first and second sub data processor configured to access the plurality of memory devices, respectively, and a second internal interface configured to communicate with the first internal interface in a serial scheme, the first sub data processor being not capable of accessing the second memory device, and the second sub data processor being not capable of accessing the first memory device,

wherein the main data processor performs a job when data stored in both the first and second memory devices is referred to perform the job, and

wherein at least one of the first and second sub data processors performs the job when data stored in both the first and second memory devices is not referred to perform the job.

13. The memory system according to claim 12 , wherein the main controller chip further comprises:

a host interface configured to receive a request from a host and a system controller configured to control an operation of the memory system.

14. The memory system according to claim 12 , wherein each of the first and second sub controller chips is configured to control the first and second memory devices, respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2023
From: AHN, SOO HONG; KIM, HYEONG SOO; SIM, JOON SEOP
To: SK HYNIX INC.
Reel/Frame 064022/0264 →
Priority Claims (1)
KR 10-2022-0180903 · Dec 21, 2022 · national
Continuity (1)
Related Publication 20240211169A1 · Jun 27, 2024
References Cited (4)
US 20190212918A1 · Wang · 2019 [cited by examiner]
US 20210263673A1 · Norman · 2021 [cited by examiner]
KR 1020170079880A · 2017 [cited by applicant]
KR 1020190115402A · 2019 [cited by applicant]