IP Library Granted Patent US 12,355,448
Granted Patent B2
US 12,355,448 · App. 18/362,411 · Granted Jul 8, 2025

Slew rate in low-speed data communication interfaces

Inventors: Sandor Farkas (Round Rock, TX); Bhyrav Mutnury (Austin, TX)
Assignee: Dell Products L.P.
H03K5/12H03K5/05
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,355,448
App. No.
18/362,411
Granted
Jul 8, 2025
Kind
B2
Abstract

A circuit includes an inductive circuit trace and a nonlinear device. The circuit conducts a signal input to a load. The circuit trace receives the signal input at a first end of the circuit trace and provides the signal input to the load at a second end of the circuit trace. The nonlinear device is coupled at the second end and is configured to increase a voltage rise time of the signal input.

Claims (31)

1. A circuit for conducting a signal input to a load, the circuit comprising:

an inductive circuit trace to receive the signal input at a first end of the circuit trace, and to provide the signal input to the load at a second end of the circuit trace; and

a nonlinear device coupled at the second end and configured to increase a voltage rise time of the signal input;

wherein:

when the signal input is in a low state, the non-linear element is in a conducting state and drives a current into the circuit trace to a source of the input signal;

when the signal input transitions from the low state to a high state, the non-linear element enters a reverse recovery state that increases the current through the circuit trace, such that a voltage at the load increases at a first rate until a reverse recovery charge on the non-linear element is depleted;

after the reverse recovery charge is depleted, the non-linear element enters an open-circuit state, and the voltage at the load increases at a second rate until an inductive current from the circuit trace is depleted; and

after the inductive current is depleted, the voltage at the load increases at a third rate, wherein the first rate is lower than the third rate and the third rate is lower than the second rate.

2. The circuit of claim 1 , wherein the nonlinear device includes a diode.

3. The circuit of claim 2 , wherein a cathode of the diode is coupled at the second end of the circuit trace.

4. The circuit of claim 3 , wherein an anode of the diode is coupled to a positive voltage source.

5. A method for conducting a signal input to a load, the method comprising:

providing an inductive circuit trace to receive the signal input at a first end of the circuit trace, and to provide the signal input to the load at a second end of the circuit trace; and

providing a nonlinear device coupled at the second end and configured to increase a voltage rise time of the signal input;

wherein:

when the signal input is in a low state, the non-linear element is in a conducting state and drives a current into the circuit trace to a source of the input signal;

when the signal input transitions from the low state to a high state, the non-linear element enters a reverse recovery state that increases the current through the circuit trace, such that a voltage at the load increases at a first rate until a reverse recovery charge on the non-linear element is depleted;

after the reverse recovery charge is depleted, the non-linear element enters an open-circuit state, and the voltage at the load increases at a second rate until an inductive current from the circuit trace is depleted; and

after the inductive current is depleted, the voltage at the load increases at a third rate, wherein the first rate is lower than the third rate and the third rate is lower than the second rate.

6. The method of claim 5 , wherein the nonlinear device includes a diode.

7. The method of claim 6 , wherein a cathode of the diode is coupled at the second end of the circuit trace, and an anode of the diode is coupled to a positive voltage source.

8. A printed circuit board, comprising:

a source device configured to provide a signal input;

an inductive circuit trace to receive the signal input at a first end of the circuit trace;

a load configured to receive the signal input at a second end of the circuit trace; and

a diode device coupled at the second end and configured to increase a voltage rise time of the signal input;

wherein:

when the signal input is in a low state, the diode is in a conducting state and drives a current into the circuit trace to a source of the input signal;

when the signal input transitions from the low state to a high state, the diode enters a reverse recovery state that increases the current through the circuit trace, such that a voltage at the load increases at a first rate until a reverse recovery charge on the non-linear element is depleted;

after the reverse recovery charge is depleted, the diode enters an open-circuit state, and the voltage at the load increases at a second rate until an inductive current from the circuit trace is depleted; and

after the inductive current is depleted, the voltage at the load increases at a third rate, wherein the first rate is lower than the third rate and the third rate is lower than the second rate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2023
From: FARKAS, SANDOR; MUTNURY, BHYRAV
To: DELL PRODUCTS L.P.
Reel/Frame 064437/0512 →
Continuity (1)
Related Publication 20250047269A1 · Feb 6, 2025
References Cited (12)
US 3930171A · Takahashi · 1975 [cited by examiner]
US 5469095A · Peppiette · 1995 [cited by examiner]
US 5638012A · Hashimoto · 1997 [cited by examiner]
US 5959473A · Sakuragi · 1999 [cited by examiner]
US 5986832A · Barnett · 1999 [cited by examiner]
US 6335643B1 · Ono · 2002 [cited by examiner]
US 6922041B2 · Goder · 2005 [cited by examiner]
US 9627954B2 · Pancholi · 2017 [cited by examiner]
US 9853632B2 · Hu et al. · 2017 [cited by applicant]
US 10056182B2 · Murtagian · 2018 [cited by examiner]
US 10389339B2 · Hashimoto et al. · 2019 [cited by applicant]
US 11451138B2 · Alfawy · 2022 [cited by examiner]