IP Library › Granted Patent US 12,470,851
Granted Patent B2
US 12,470,851 · App. 18/363,469 · Granted Nov 11, 2025

Distributed ramp linearity compensation circuit

Inventors: Hiroaki Ebihara (San Jose, CA); Nobuhiro Yanagisawa (San Jose, CA); Satoshi Sakurai (Cupertino, CA); Tomoyasu Tate (Cupertino, CA); Naoki Kitazawa (Yokohama, JP); Kohei Harada (Yokohama, JP)
Assignee: OMNIVISION TECHNOLOGIES, INC.
H04N25/78H04N25/709H04N25/7795
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,470,851
App. No.
18/363,469
Granted
Nov 11, 2025
Kind
B2
Abstract

An imaging system comprises a pixel array configured to generate a plurality of image charge voltage signals in response to incident light, and readout circuitry coupled to the pixel array, the readout circuitry including a plurality of column unit cells. Each column unit cell comprises at least one of a plurality of comparators, wherein each comparator is coupled to receive the ramp signal from the ramp generator through a ramp signal line. Each column unit cell also comprises a compensation current unit coupled to the ramp signal line, each compensation current unit comprising a compensation current source and a compensation current switch coupled to the compensation current source, wherein the compensation current source and the compensation current switch are coupled between a first node on the ramp signal line and a second node.

Claims (42)

1 . An imaging system, comprising:

a pixel array configured to generate a plurality of image charge voltage signals in response to incident light; and

readout circuitry coupled to the pixel array, the readout circuitry including a plurality of column unit cells, wherein each column unit cell comprises:

at least one of a plurality of comparators, wherein each comparator is coupled to receive a corresponding one of the image charge voltage signals from the pixel array, compare the corresponding one of the image charge voltage signals to a ramp signal from a ramp generator, and provide a digital representation of the corresponding one of the image charge voltage signals in response, and wherein each comparator is coupled to receive the ramp signal from the ramp generator through a ramp signal line; and

a compensation current unit coupled to the ramp signal line, comprising:

a compensation current source; and

a compensation current switch coupled to the compensation current source,

wherein the compensation current source and the compensation current switch are coupled between a first node on the ramp signal line and a second node.

2 . The imaging system of claim 1 , wherein each column unit cell further includes a local parasitic capacitance coupled to the first node, wherein each compensation current unit is configured to locally conduct current that is conducted through the local parasitic capacitance of the respective column unit cell.

3 . The imaging system of claim 1 , wherein each compensation current unit further comprises a sample and hold circuit coupled between the compensation current source and a bias voltage source.

4 . The imaging system of claim 1 , wherein each compensation current unit further comprises a cascade device coupled to the compensation current switch, wherein the compensation current source, the cascade device, and the compensation current switch are coupled between the first node and the second node.

5 . The imaging system of claim 4 , wherein the cascade device is coupled between the first node and the compensation current switch.

6 . The imaging system of claim 4 , wherein each compensation current unit further comprises a sample and hold circuit coupled between the cascade device and a bias voltage source.

7 . The imaging system of claim 1 , wherein the compensation current switch is a first compensation current switch, wherein each compensation current unit further comprises a second compensation current switch coupled between the compensation current source and a power line.

8 . The imaging system of claim 7 , wherein each compensation current unit further comprises a cascade device coupled to the second compensation current switch, wherein the cascade device, the second compensation current switch, and the compensation current source are coupled between the power line and the second node.

9 . The imaging system of claim 1 , wherein each second node is coupled to ground.

10 . The imaging system of claim 1 , wherein each second node is coupled to a non-zero voltage value.

11 . The imaging system of claim 1 , wherein the compensation current unit of each column unit cell is separate from the ramp generator.

12 . The imaging system of claim 1 , wherein the compensation current unit of each column unit cell is configured, when activated, to draw or supply current from or to the ramp signal line.

13 . The imaging system of claim 1 , wherein the compensation current unit of each column unit cell is configured, when activated to locally conduct current such that a negligible amount of current flows through a parasitic resistance on the ramp signal line.

14 . A method of operating an imaging system, comprising:

coupling a plurality of column unit cells to a pixel array, wherein each column unit cell comprises:

at least one of a plurality of comparators, wherein each comparator is coupled to receive a ramp signal from a ramp generator through a ramp signal line; and

a compensation current unit coupled to the ramp signal line, comprising:

a compensation current source; and

a compensation current switch coupled to the compensation current source,

wherein the compensation current switch is configured to be controlled by a switch signal, and

wherein the compensation current source and the compensation current switch are coupled between a first node on the ramp signal line and a second node;

toggling each switch signal at a beginning of a ramping period; and

toggling each switch signal at an end of the ramping period, thereby causing the compensation current source to generate a compensation current.

15 . The method of claim 14 , wherein each column unit cell further comprises a local parasitic capacitance coupled to the first node, and wherein toggling each switch signal at the beginning and the end of the ramping period causes, in each respective column unit, the compensation current to be locally conducted through the local parasitic capacitance.

16 . The method of claim 14 , wherein the compensation current switch is a first compensation current switch, wherein the switch signal is a first switch signal, wherein each compensation current unit further comprises a second compensation current switch coupled between the compensation current source and a power line, wherein the second compensation current switch is configured to be controlled by a second switch signal, the method further comprising:

pulsing the second switch signal prior to the beginning of the ramping period, thereby precharging the compensation current source prior to the beginning of the ramping period and reducing a delay of the compensation current.

17 . The method of claim 16 , pulsing the second switch signal comprises turning off the second switch signal at the beginning of the ramping period.

18 . The method of claim 14 , wherein each second node is coupled to ground, wherein toggling the switch signal at the beginning of the ramping period comprises turning on the switch signal at the beginning of the ramping period, and wherein toggling the switch signal at the end of the ramping period comprises turning off the switch signal at the end of the ramping period.

19 . The method of claim 14 , wherein each second node is coupled to a non-zero voltage value, wherein toggling the switch signal at the beginning of the ramping period comprises turning off the switch signal at the beginning of the ramping period, and wherein toggling the switch signal at the end of the ramping period comprises turning on the switch signal at the end of the ramping period.

20 . An imaging system, comprising:

a pixel array; and

readout circuitry coupled to the pixel array, the readout circuitry including a plurality of column unit cells, each column unit cell of the plurality coupled to receive a ramp signal from a ramp generator via a ramp signal line,

wherein each column unit cell includes—

a comparator configured to compare image charge voltage signals received from the pixel array to the ramp signal received from the ramp generator, and

a compensation current unit having (a) a compensation current source and (b) a compensation current switch configured to selectively couple the compensation current source to the ramp signal line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2023
From: EBIHARA, HIROAKI; YANAGISAWA, NOBUHIRO; SAKURAI, SATOSHI; TATE, TOMOYASU; KITAZAWA, NAOKI; HARADA, KOHEI
To: OMNIVISION TECHNOLOGIES, INC.
Reel/Frame 064455/0656 →
Continuity (1)
Related Publication 20250048002A1 · Feb 6, 2025
References Cited (6)
US 9307173B2 · Takamiya · 2016 [cited by applicant]
US 10826470B2 · Zuo · 2020 [cited by examiner]
US 20110279723A1 · Takamiya · 2011 [cited by examiner]
US 20220321815A1 · Sun · 2022 [cited by examiner]
US 20240214551A1 · Tabata · 2024 [cited by examiner]
U.S. Appl. No. 18/363,473, filed Aug. 1, 2023, Zuo et al. [cited by applicant]