IP Library Granted Patent US 12,432,829
Granted Patent B2
US 12,432,829 · App. 18/364,017 · Granted Sep 30, 2025

Load drive device

Inventors: Masaaki Nakayama (Kyoto, JP); Krishnachandran Krishnan Nair (Kyoto, JP); Mathew George (Kyoto, JP)
Assignee: Rohm Co., Ltd.
H05B45/30B60Q1/04B60Q1/34H02M3/156H05B47/10H10H20/80G05F1/56H02M1/0032
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,432,829
App. No.
18/364,017
Granted
Sep 30, 2025
Kind
B2
Abstract

A semiconductor device, and an electronic module including the semiconductor device, are described. In an example, the semiconductor device includes a first voltage side terminal arranged to be connected to an external first voltage, a second voltage side terminal arranged to be connected to an external second voltage different from the external first voltage, and a terminal which is adjacent to the first voltage side terminal and is arranged to be connected to one terminal of an external resistor. A current distributor is configured to distribute a current to a direct path to the first voltage side terminal and to a loss path to the terminal. A current driver is configured to perform current control of a current including a current between the first voltage side terminal and the second voltage side terminal.

Claims (51)

1. A semiconductor device comprising:

a first voltage side terminal arranged to be connected to an external first voltage,

a second voltage side terminal arranged to be connected to an external second voltage different from the external first voltage,

a third terminal which is adjacent to the first voltage side terminal and is arranged to be connected to one terminal of an external resistor,

a current distributor configured to distribute a current to a direct path to the first voltage side terminal and to a loss path to the third terminal, and

a current driver configured to perform current control of a current including a current between the first voltage side terminal and the second voltage side terminal.

2. The semiconductor device according to claim 1 , wherein the first voltage side terminal is arranged to be connected to another terminal of the external resistor.

3. The semiconductor device according to claim 1 , wherein, in a plan view of the semiconductor device:

the first voltage side terminal is arranged on a first side of the semiconductor device, and

the second voltage side terminal is arranged on a second side of the semiconductor device opposite to the first side of the semiconductor device.

4. The semiconductor device according to claim 3 , wherein the third terminal is on the first side of the semiconductor device.

5. The semiconductor device according to claim 4 , wherein the third terminal is at an end of the first side of the semiconductor device.

6. The semiconductor device according to claim 3 ,

wherein the current driver and the current distributor are integrated in a semiconductor chip of the semiconductor device, and

wherein, in a plan view of the semiconductor chip,

the current distributor is arranged on a first side of the semiconductor chip which is close to the first side of the semiconductor device, and

the current driver is arranged on a second side of the semiconductor chip which is close to the second side of the semiconductor device.

7. The semiconductor device according to claim 1 , wherein the semiconductor device has a heat dissipation pad.

8. The semiconductor device according to claim 7 , wherein the semiconductor device is packaged as a small outline type heat-sink thin shrink small outline package (HTSSOP).

9. The semiconductor device according to claim 7 , wherein the semiconductor device is packaged as a package having pins drawn out only in one direction.

10. The semiconductor device according to claim 1 , wherein the external first voltage is a power source.

11. The semiconductor device according to claim 10 , wherein the first voltage side terminal is arranged to be directly connected to the power source.

12. The semiconductor device according to claim 11 , wherein the second voltage side terminal is arranged to be connected to an external load.

13. The semiconductor device according to claim 1 , wherein the current driver is configured to perform constant current control.

14. The semiconductor device according to claim 1 , wherein the current distributor includes:

a first transistor in the direct path, and

the semiconductor device further includes a controller configured to control the first transistor.

15. The semiconductor device according to claim 14 , wherein the current distributor further includes:

a second transistor in the loss path, and

the controller configured to control the second transistor.

16. The semiconductor device according to claim 15 , wherein the controller includes:

a third terminal voltage detector configured to generate a first differential input voltage from voltage at the third terminal,

a second terminal voltage detector configured to generate a second differential input voltage from the voltage at the second voltage side terminal, and

a differential amplifier configured to generate a control signal for the current distributor according to a difference value between the first differential input voltage and the second differential input voltage.

17. An electronic module comprising:

a semiconductor device on a module board,

an external resistor with one terminal connected to a first terminal of the semiconductor device,

wherein the first terminal of the semiconductor device is arranged to be connected to an external first voltage, and a second terminal of the semiconductor device is arranged to be connected to an external second voltage different from the external first voltage,

wherein the semiconductor device includes:

a third terminal which is adjacent to the first voltage side terminal and is arranged to be connected to another terminal of an external resistor,

a current distributor configured to distribute a current to a direct path to the first voltage side terminal and to a loss path to the third terminal, and

a current driver configured to perform current control of a current including a current between the first voltage side terminal and the second voltage side terminal.

18. The electronic module according to claim 17 , wherein, in a plan view of the semiconductor device:

the first voltage side terminal is arranged on a first side of the semiconductor device, and

the second voltage side terminal is arranged on a second side of the semiconductor device opposite to the first side of the semiconductor device, and

the third terminal is at an end of the first side of the semiconductor device.

19. The electronic module according to claim 17 , wherein:

the semiconductor device has a heat dissipation pad, and

the semiconductor device is packaged as a small outline type heat-sink thin shrink small outline package (HTSSOP).

20. The electronic module according to claim 17 , wherein:

the external first voltage is a power source, the first voltage side terminal is arranged to be directly connected to the power source, and the second voltage side terminal is arranged to be connected to an external load.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 7, 2023
From: NAKAYAMA, MASAAKI; NAIR, KRISHNACHANDRAN KRISHNAN; GEORGE, MATHEW
To: ROHM CO., LTD.
Reel/Frame 064512/0282 →
Priority Claims (1)
JP 2017-130768 · Jul 4, 2017 · national
Continuity (3)
Continuation 17879123 · Aug 2, 2022
Continuation 16628136
Related Publication 20230380032A1 · Nov 23, 2023
References Cited (32)
US 5528127A · Streit · 1996 [cited by applicant]
US 6989635B2 · Iwaki · 2006 [cited by examiner]
US 10206252B2 · Galvano · 2019 [cited by examiner]
US 11438981B2 · Nakayama et al. · 2022 [cited by applicant]
US 11758629B2 · Nakayama et al. · 2023 [cited by applicant]
US 20060109034A1 · Okitsu · 2006 [cited by examiner]
US 20110254527A1 · Saito et al. · 2011 [cited by applicant]
US 20120013320A1 · Moane · 2012 [cited by applicant]
US 20130234619A1 · Sempel · 2013 [cited by applicant]
US 20130314064A1 · Theiler · 2013 [cited by applicant]
US 20140292220A1 · Trattler · 2014 [cited by examiner]
US 20160255687A1 · Zhang · 2016 [cited by examiner]
US 20160365721A1 · Soma · 2016 [cited by examiner]
US 20180054862A1 · Takagimoto · 2018 [cited by examiner]
US 20200133320A1 · Nakayama et al. · 2020 [cited by applicant]
US 20200359483A1 · Saito · 2020 [cited by examiner]
US 20220394830A1 · Nakayama et al. · 2022 [cited by applicant]
CN 101330070 · 2008 [cited by applicant]
CN 201301374835 · 2009 [cited by applicant]
DE 102010054899 · 2012 [cited by applicant]
JP 2008010572 · 2008 [cited by applicant]
JP 2014215733 · 2014 [cited by applicant]
JP 5897768 · 2016 [cited by applicant]
JP 2016058229 · 2016 [cited by applicant]
KR 20150140905 · 2015 [cited by applicant]
WO WO2010073401 · 2010 [cited by applicant]
WO WO2012069961 · 2012 [cited by applicant]
WO WO2016152272 · 2016 [cited by applicant]
Japan Patent Office, International Search Report for PCT/JP2018/025023 dated Sep. 18, 2018. [cited by applicant]
Patent Office of India, Office Action in Indian Appln. No. 201917054627, dated Nov. 13, 2020, 7 pages (with English Translation). [cited by applicant]
The State Intellectual Property Office of People's Republic of China, Office Action in Chinese Appln. No. 201880044218.3, dated Nov. 12, 2020, 12 pages (with English Translation). [cited by applicant]
Patent Office of India, Office Action in Indian Appln. No. 201917054627, dated Jan. 25, 2024, 2 pages (with English Translation). [cited by applicant]