IP Library › Granted Patent US 12,476,782
Granted Patent B2
US 12,476,782 · App. 18/367,199 · Granted Nov 18, 2025

Systems and methods for synchronizing network nodes

Inventors: Mike A. Sluyski (Maynard, MA); Glen W. Miller (Maynard, MA); Jim Duda (Maynard, MA); Markus Weber (Maynard, MA)
Assignee: Cisco Technology, Inc.
H04L7/0033H04L7/033
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,476,782
App. No.
18/367,199
Granted
Nov 18, 2025
Kind
B2
Abstract

In one embodiment, the disclosure includes a network node synchronization system. The system may include a first node. The first node may include a first host card comprising a first (TOD) time of day counter, a first digital signal processor (DSP) comprising a first DSP counter; and a first optical communication device comprising a first DSP communication channel, wherein the first DSP communication channel transports DSP frames. In various embodiments, the DSP is a coherent DSP.

Claims (50)

1 . A network node synchronization system comprising:

a first node comprising

a first host card comprising a first host time of day (TOD) counter and a first embedded Pulse Per Second (ePPS) counter,

a first digital signal processor (DSP) comprising a first DSP counter, wherein the first DSP is a coherent DSP; and

a first optical communication device comprising a first DSP communication channel, wherein the first DSP communication channel transports DSP frames, wherein the first ePPS counter is in communication with both the first host TOD counter and the first DSP counter, wherein a phase of the first ePPS counter is locked with a phase of the first DSP counter using a phase locked loop (PLL).

2 . The network node synchronization system of claim 1 , wherein the first DSP is a coherent DSP.

3 . The network node synchronization system of claim 1 , wherein the first DSP counter is synchronized to the first TOD counter in the first node.

4 . The network node synchronization system of claim 1 further comprising

a second node comprising

a second host card comprising a second TOD counter,

a second DSP comprising a second DSP counter; and

a second optical communication device comprising a second DSP communication channel, wherein the second DSP communication channel transports DSP frames to or from the first DSP communication channel.

5 . The network node synchronization system of claim 4 , wherein one or more DSP frames are configured to synchronize the second node with the first node.

6 . The network node synchronization system of claim 5 , wherein one or more deterministic delays are used to synchronize the second node with the first node.

7 . The network node synchronization system of claim 1 , wherein the first DSP communication channel is in communication with a second DSP communication channel using one or more network lines, the one or more network lines providing communication between the first DSP and a second DSP, wherein the one or more network lines are an out of band network line.

8 . The network node synchronization system of claim 5 , wherein the first node and the second node are synchronized independent of whether the first node and the second node are transmitting or receiving data using optical transport networking or Ethernet.

9 . The network node synchronization system of claim 5 , wherein the one or more DSP frames comprise a DSP message structure comprising a status word signal, wherein the status word signal is configured to trigger storage of a time stamp at the second node or the first node.

10 . A method to synchronize a first network node and a second network node, the method comprising:

providing the first network node comprising a first host TOD counter in communication with a first coherent DSP in the first network node running a first DSP TOD counter;

providing the second network node comprising a second host TOD counter in communication with a second coherent DSP in the second node running a second network DSP TOD counter;

synchronizing the first DSP TOD counter with the first host TOD counter; and transmitting a first DSP message from the first coherent DSP to the second coherent DSP via a communication channel, wherein the first DSP message comprises a non-zero status value, wherein synchronizing the first DSP TOD counter with the first host TOD counter further comprises:

providing a first embedded Pulse Per Second (ePPS) counter in the first network node in communication with both the first host TOD counter and the first DSP TOD counter; and

locking a phase of the first ePPS counter with a phase of the first DSP TOD counter using a phase lock loop (PLL).

11 . The method of claim 10 further comprising

storing a snapshot (t1) of the first DSP TOD counter substantially simultaneous with transmitting the first DSP message;

detecting, at the second coherent DSP, the non-zero status value in the first DSP message;

storing a snapshot (t2) of the second DSP TOD counter substantially simultaneous with receiving the first DSP message; and

transmitting a second DSP message from the second coherent DSP to the first coherent DSP via the communication channel, wherein the second DSP message comprises another non-zero status value.

12 . The method of claim 11 further comprising

storing a snapshot (t3) of the first DSP TOD counter substantially simultaneous with transmitting the second DSP message;

detecting, at the first coherent DSP, the non-zero status value in the second DSP message; and

storing a snapshot (t4) of the first DSP TOD counter substantially simultaneous with receiving the second DSP message.

13 . The method of claim 12 further comprising

calculating a correction value for the second DSP TOD counter using t1, t2, t3, and t4;

communicating the correction value to the second DSP TOD counter; and

communicating a second DSP TOD phase to the second host TOD counter.

14 . A method to synchronize

a first network node and a second network node, the method comprising:

providing the first network node comprising a first host TOD counter in communication with a first coherent DSP in the first network node running a first DSP TOD counter;

providing the second network node comprising a second host TOD counter in communication with a second coherent DSP in the second network node running a second DSP TOD counter;

synchronizing the first DSP TOD counter with the first host TOD counter;

transmitting a first DSP message from the first coherent DSP to the second coherent DSP via a communication channel, wherein the first DSP message comprises a non-zero status value;

providing a second embedded Pulse Per Second (ePPS) counter in the second network node in communication with both the second host TOD counter and the second DSP TOD counter;

locking a phase of the second ePPS counter with a phase of the second DSP TOD counter; and

locking the phase of the second host TOD counter with the phase of the second ePPS counter.

15 . The method of claim 10 further comprising calculating a phase offset between the first DSP TOD counter and the second DSP TOD counter using a plurality of timestamp values.

16 . The method of claim 15 further comprising synchronizing the phase of the first DSP TOD counter and the second DSP TOD counter using the phase offset.

17 . The method of claim 16 further comprising communicating the phase of the synchronized second DSP TOD counter to the second host TOD counter.

18 . The method of claim 10 further comprising transferring a timing count from the first network node to the second network node using one or more time-stamped messages transmitting using the communication channel.

19 . The method of claim 18 wherein the timing count has units of seconds or nanoseconds.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2025
From: SLUYSKI, MIKE A; MILLER, GLEN W; DUDA, JIM; WEBER, MARKUS
To: CISCO TECHNOLOGY, INC.
Reel/Frame 071214/0267 →
Continuity (2)
Provisional Application 63409599 · Sep 23, 2022
Related Publication 20240106622A1 · Mar 28, 2024
References Cited (8)
US 7023907B1 · Olofsson · 2006 [cited by examiner]
US 20110296226A1 · Sorbara · 2011 [cited by examiner]
US 20170187384A1 · Shimada · 2017 [cited by examiner]
US 20190379474A1 · Coulter · 2019 [cited by applicant]
WO 2022125769A1 · 2022 [cited by applicant]
Ghiasi Ali: “Published Specifications SFP-DD/SFP-DD112/SFP112 Rev. 5.0 SFP-DD MSA SFP-DD MSA SFP-DD/SFP-DD112/ SFP112 Hardware Specification SFP112 and SFP Double Density Pluggable Transceiver”, Oct. 1, 2021 (Oct. 1, 20… [cited by applicant]
OIF: “Implementation Agreement 400ZR”, ITU-T Draft; Study Period 2017-2020; Study Group 15, International Telecommunication Union, Geneva; Ch; vol. ties/15 Nov. 14, 2019 (Nov. 14, 2019), pp. 1-101, XP044275340, Retrieve… [cited by applicant]
Extended European Search Report for European Application No. 23197749.7-1213 dated Feb. 12, 2024 (12 pages). [cited by applicant]