IP Library Granted Patent US 12,255,153
Granted Patent B2
US 12,255,153 · App. 18/371,222 · Granted Mar 18, 2025

Wire bond wires for interference shielding

Inventors: Abiola Awujoola (Pleasanton, CA); Zhuowen Sun (Campbell, CA); Wael Zohni (Campbell, CA); Ashok S. Prabhu (San Jose, CA); Willmar Subido (San Jose, CA)
Assignee: Adeia Semiconductor Technologies LLC
H01L23/552H01L23/49811H01L24/06H01L24/13H01L24/16H01L24/17H01L24/48H01L24/49H01L24/73H01L25/03H01L25/0652H01L25/0655H01L25/0657H01L25/105H01L24/29H01L24/32H01L2224/04042H01L2224/05599H01L2224/1134H01L2224/12105H01L2224/13076H01L2224/13082H01L2224/131H01L2224/16145H01L2224/16227H01L2224/16265H01L2224/17051H01L2224/17181H01L2224/215H01L2224/2919H01L2224/32225H01L2224/45015H01L2224/48105H01L2224/48227H01L2224/48472H01L2224/4942H01L2224/73204H01L2224/73207H01L2224/73227H01L2224/73253H01L2224/73259H01L2224/73265H01L2224/73267H01L2224/85444H01L2224/85455H01L2225/06513H01L2225/06517H01L2225/1023H01L2225/1052H01L2924/00014H01L2924/01322H01L2924/1205H01L2924/1206H01L2924/1207H01L2924/181H01L2924/19105H01L2924/19107H01L2924/2075H01L2924/20751H01L2924/20754H01L2924/3025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,255,153
App. No.
18/371,222
Granted
Mar 18, 2025
Kind
B2
Abstract

Apparatuses relating generally to a microelectronic package having protection from interference are disclosed. In an apparatus thereof, a substrate has an upper surface and a lower surface opposite the upper surface and has a ground plane. A first microelectronic device is coupled to the upper surface of the substrate. Wire bond wires are coupled to the ground plane for conducting the interference thereto and extending away from the upper surface of the substrate. A first portion of the wire bond wires is positioned to provide a shielding region for the first microelectronic device with respect to the interference. A second portion of the wire bond wires is not positioned to provide the shielding region. A second microelectronic device is coupled to the substrate and located outside of the shielding region. A conductive surface is over the first portion of the wire bond wires for covering the shielding region.

Claims (48)

1. An apparatus, comprising:

a substrate of a system-in-package, wherein the substrate comprises a first side and a second side opposite the first side;

a first and a second microelectronic device coupled to the first side of the substrate;

an EMI shield comprising a plurality of wire bond wires having first ends coupled to the first side of the substrate and second ends extending away therefrom, wherein the second microelectronic device is separated from the first microelectronic device by at least a portion of the EMI shield; and

a conductive cover, wherein:

the conductive cover extends along a top portion of the system-in-package; and

the conductive cover extends along at least a portion of one or more sides of the system-in-package.

2. The apparatus according to claim 1 , wherein the conductive cover is part of a top portion of the EMI shield.

3. The apparatus according to claim 1 , wherein the conductive cover is coupled to the substrate.

4. The apparatus according to claim 1 , wherein the conductive cover extends from the top portion of the system-in-package to the first side of the substrate.

5. The apparatus according to claim 1 , wherein:

a first wire bond wire of the plurality of wire bond wires has a first height;

the portion of the one or more sides of the system-in-package has a second height; and

the first height is substantially the same as the second height.

6. The apparatus according to claim 1 , further comprising additional wire bond wires connected to the conductive cover.

7. The apparatus according to claim 1 , further comprising a second EMI shield comprising additional wire bond wires having first ends coupled to the first side of the substrate.

8. The apparatus according to claim 1 , wherein at least a portion of the plurality of wire bond wires substantially shield the first microelectronic device from interference at one or more frequencies generated by the second microelectronic device.

9. The apparatus according to claim 1 , wherein at least a portion of the plurality of wire bond wires substantially shield the second microelectronic device from interference at the one or more frequencies generated by the first microelectronic device.

10. The apparatus according to claim 1 , wherein

the first microelectronic device is an active device; and

the second microelectronic device is a passive device.

11. The apparatus according to claim 1 , wherein at least a portion of the plurality of wire bond wires are uniformly spaced apart from one another.

12. The apparatus according to claim 1 , wherein at least a portion of the plurality of wire bond wires are not uniformly spaced apart from one another.

13. An apparatus, comprising:

a substrate of a system-in-package, wherein the substrate comprises a first side and a second side opposite the first side;

a first and a second microelectronic device coupled to the first side of the substrate;

a plurality of wire bond wires having first ends coupled to the first side of the substrate and second ends extending away therefrom, wherein the second microelectronic device is separated from the first microelectronic device by at least two wire bonds of the plurality of wire bonds; and

a conductive cover, wherein:

the conductive cover extends along a top portion of the system-in-package;

the conductive cover extends along at least a portion of one or more sides of the system-in-package; and

the conductive cover is grounded.

14. The apparatus according to claim 13 , further comprising an EMI shield comprising a portion of the plurality of wire bond wires, wherein the conductive cover is part of a top portion of the EMI shield.

15. The apparatus according to claim 13 , wherein the conductive cover is coupled to the substrate.

16. The apparatus according to claim 13 , wherein the conductive cover extends from the top portion of the system-in-package to the first side of the substrate.

17. The apparatus according to claim 13 , wherein:

a first wire bond wire of the plurality of wire bond wires has a first height;

the portion of the one or more sides of the system-in-package has a second height; and

the first height is substantially the same as the second height.

18. The apparatus according to claim 13 , further comprising additional wire bond wires connected to the conductive cover.

19. The apparatus according to claim 13 , further comprising an EMI shield comprising additional wire bond wires having first ends coupled to the first side of the substrate.

20. The apparatus according to claim 13 , wherein at least a portion of the plurality of wire bond wires substantially shield the first microelectronic device from interference at one or more frequencies generated by the second microelectronic device.

21. The apparatus according to claim 13 , wherein at least a portion of the plurality of wire bond wires substantially shield the second microelectronic device from interference at the one or more frequencies generated by the first microelectronic device.

22. The apparatus according to claim 13 , wherein

the first microelectronic device is an active device; and

the second microelectronic device is a passive device.

23. The apparatus according to claim 13 , wherein at least a portion of the plurality of wire bond wires are uniformly spaced apart from one another.

24. The apparatus according to claim 13 , wherein at least a portion of the plurality of wire bond wires are not uniformly spaced apart from one another.

25. The apparatus according to claim 13 , wherein the plurality of wire bond wires are part of a bond via array having a staggered spacing between rows and/or columns.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 26, 2023
From: AWUJOOLA, ABIOLA; SUN, ZHUOWEN; ZOHNI, WAEL; PRABHU, ASHOK S.; SUBIDO, WILLMAR
To: INVENSAS CORPORATION
Reel/Frame 065360/0074 →
CHANGE OF NAME Recorded Oct 26, 2023
From: INVENSAS CORPORATION
To: INVENSAS LLC
Reel/Frame 065380/0275 →
CHANGE OF NAME Recorded Oct 26, 2023
From: INVENSAS LLC
To: ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
Reel/Frame 065380/0280 →
Continuity (7)
Continuation 17893725 · Aug 23, 2022
Continuation 16715524 · Dec 16, 2019
Continuation 16127110 · Sep 10, 2018
Continuation 15804122 · Nov 6, 2017
Continuation 15344990 · Nov 7, 2016
Continuation 14880967 · Oct 12, 2015
Related Publication 20240047376A1 · Feb 8, 2024
References Cited (48)
US 6538336B1 · Secker et al. · 2003 [cited by applicant]
US 6867499B1 · Tabrizi · 2005 [cited by applicant]
US 7198987B1 · Warren et al. · 2007 [cited by applicant]
US 7799602B2 · Pagaila · 2010 [cited by examiner]
US 8071431B2 · Hoang et al. · 2011 [cited by applicant]
US 8129824B1 · St et al. · 2012 [cited by applicant]
US 8373264B2 · Welch et al. · 2013 [cited by applicant]
US 8399972B2 · Hoang et al. · 2013 [cited by applicant]
US 8948712B2 · Chen et al. · 2015 [cited by applicant]
US 9203529B2 · Chen et al. · 2015 [cited by applicant]
US 9490222B1 · Awujoola · 2016 [cited by examiner]
US 9788466B2 · Chen · 2017 [cited by applicant]
US 9812402B2 · Awujoola · 2017 [cited by examiner]
US 9871599B2 · Chen et al. · 2018 [cited by applicant]
US 10115678B2 · Awujoola · 2018 [cited by examiner]
US 10524350B2 · LoBianco · 2019 [cited by applicant]
US 10559537B2 · Awujoola · 2020 [cited by examiner]
US 11462483B2 · Awujoola · 2022 [cited by examiner]
US 11810867B2 · Awujoola · 2023 [cited by examiner]
US 20070241440A1 · Hoang · 2007 [cited by applicant]
US 20080217708A1 · Reisner et al. · 2008 [cited by applicant]
US 20090302439A1 · Pagaila et al. · 2009 [cited by applicant]
US 20100140759A1 · Pagaila · 2010 [cited by applicant]
US 20110140283A1 · Chandra et al. · 2011 [cited by applicant]
US 20120225522A1 · Zhao et al. · 2012 [cited by applicant]
US 20130323409A1 · Read et al. · 2013 [cited by applicant]
US 20140175621A1 · Chen et al. · 2014 [cited by applicant]
US 20150126139A1 · Chen · 2015 [cited by applicant]
US 20160020177A1 · Tam · 2016 [cited by applicant]
KR 20140124340A · 2014 [cited by applicant]
WO WO2010014103A1 · 2010 [cited by applicant]
Brochure, “High Performance BVA PoP Package for Mobile Systems,” Invensas Corporation, May 2013, 20 pages. [cited by applicant]
Brochure, “invensas BVA PoP for Mobile Computing: Ultra High IO without TSVs,” Invensas Corporation, Jun. 26, 2012, 4 pages. [cited by applicant]
Brochure, “Invensas BVA PoP for Mobile Computing: 100+ GB/s BVA PoP,” Invensas Corporation, c. 2012, 2 pages. [cited by applicant]
Campos et al., “System in Package Solutions Using Fan-Out Wafer Level Packaging Technology,” SEMI Networking Day, Jun. 27, 2013, 31 pages. [cited by applicant]
EE Times Asiia “3D Plus Wafer Level Stack” [online] [Retrieved Aug. 5, 2010] Retrieved from internet: <http://www.eetasia.com/ART_8800428222_280300_NT_DEC52276.htm>, 2 pages. [cited by applicant]
Extended European Search Report for Appln. No. EP13162975, dated Sep. 5, 2013. [cited by applicant]
Ghaffarian Ph.D., Reza et al., “Evaluation Methodology Guidance for Stack Packages,” Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA, NASA, Oct. 2009, 44 pages. [cited by applicant]
IBM et al., “Method of Producing Thin-Film Wirings with Vias,” IBM Technical Disclosure Bulletin, Apr. 1, 1989, IBM Corp., (Thornwood), US-ISSN 0018-8689, vol. 31, No. 11, pp. 209-210, https://priorart.ip.com. [cited by applicant]
“Wafer Level Stack—WDoD”, [online] [Retrieved Aug. 5, 2010] Retrieved from internet: <http://www.3d-plus.com/techno-wafer-level-stack-wdod.php>, 2 pages. [cited by applicant]
Yoon, PhD, Seung Wook, “Next Generation Wafer Level Packaging Solution for 3D Integration,” May 2010, STATS ChipPAC Ltd. [cited by applicant]
Jin, Yonggang et al., “STM 3D-IC Package and 3D eWLB Development,” STMicroelectronics Singapore/STMicroelectronics France, May 21, 2010. [cited by applicant]
Kim et al., “Application of Through Mold Via (TMV) as PoP Base Package,” 2008, 6 pages. [cited by applicant]
Meiser, S., “Klein Und Komplex,” Elektronik Irl Press Ltd, DE, vol. 41, No. 1, Jan. 7, 1992 (Jan. 7, 1992) pp. 72-77, XP000277326, [ISR Appln. No. PCT/US2012/060402, dated Feb. 21, 2013 provides concise stmt. Of relevan… [cited by applicant]
Neo-Manhattan Technology, A Novel HDI Manufacturing Process, “High-Density Interconnects for Advanced Flex Substrates and 3-D Package Stacking,” IPC FleX & Chips Symposium, Tempe, AZ, Feb. 11-12, 2003. [cited by applicant]
North Corporation, Processed intra-Layer Interconnection Material for PWBs [Etched Copper Bump with Copper Foil], NMBITM, Version 2001.6, 1 p. [cited by applicant]
NTK HTCC Package General Design Guide, Communication Media Components Group, NGK, Spark Plug Co., Ltd., Komaki, Aichi, Japan, Apr. 2010, 32 pages. [cited by applicant]
Redistributed Chip Package (RCP) Technology, Freescale Semiconductor, 2005, 6 pages. [cited by applicant]