IP Library › Granted Patent US 12,219,698
Granted Patent B2
US 12,219,698 · App. 18/382,921 · Granted Feb 4, 2025

Printed circuit board dielectric molding, machining and electrolytic metallization

Inventors: Edward C. Carignan (Round Rock, TX); Paulo Guedes-Pinto (Round Rock, TX)
Assignee: INFINITUM ELECTRIC INC.
H05K1/0284H02K3/26H05K1/0366H05K3/18H05K2201/09036
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,219,698
App. No.
18/382,921
Granted
Feb 4, 2025
Kind
B2
Abstract

A printed circuit board (PCB) has a tridimensional (3D) dielectric substrate having opposite sides and made of fiber-reinforced polymer. Each side comprises channels and pockets formed by machining a dielectric laminate, and the channels and pockets define a layout for conductive traces and pads of the PCB. The channels and pockets in a same side of the 3D dielectric substrate have a uniform depth. Side walls of the channels and pockets have a draft angle in a range of greater than 0 degrees to about 5 degrees. The conductive traces and pads are formed into the channels and pockets by electrolytic metallization. In addition, the outer surface of conductive traces and pads are flush with the sides of the 3D dielectric substrate.

Claims (36)

1. A printed circuit board (PCB), comprising:

a tridimensional (3D) dielectric substrate having opposite sides and made of fiber-reinforced polymer;

each side comprises channels and pockets formed by machining a dielectric laminate, and the channels and pockets define a layout for conductive traces and pads of the PCB;

the channels and pockets in a same side of the 3D dielectric substrate have a uniform depth;

side walls of the channels and pockets have a draft angle in a range of greater than 0 degrees to about 5 degrees;

the conductive traces and pads are formed into the channels and pockets by electrolytic metallization; and

the outer surface of conductive traces and pads are flush with the sides of the 3D dielectric substrate.

2. The PCB of claim 1 , wherein the channels and pockets of a first side of the sides of the 3D dielectric substrate have a first depth, the channels and pockets of a second side of the sides of the 3D dielectric substrate have a second depth.

3. The PCB of claim 2 , wherein the first and second depths are the same or within 25 μm of each other.

4. The PCB of claim 3 , wherein the sides have a same layout.

5. The PCB of claim 3 , wherein each side has a different layout.

6. The PCB of claim 2 , wherein the first depth differs from the second depth.

7. The PCB of claim 6 , wherein the sides have a same layout.

8. The PCB of claim 6 , wherein each side has a different layout.

9. The PCB of claim 1 , further comprising a plurality of 3D dielectric substrates, wherein each side of the 3D dielectric substrates has a different layout.

10. The PCB of claim 9 , wherein the channels and pockets in each side have a different depth from those in another side.

11. The PCB of claim 1 , wherein the uniform depth of the channels and pockets is equal to or greater than 140 μm.

12. A printed circuit board (PCB), comprising:

a tridimensional (3D) fiber-reinforced polymer dielectric substrate having opposite sides;

each side comprises channels and pockets formed by machining a dielectric laminate, and the channels and pockets define a layout for conductive traces and pads of the PCB;

the channels and pockets in a same side of the 3D dielectric substrate have non-uniform depths;

side walls of the channels and pockets have a draft angle in a range of greater than 0 degrees to about 5 degrees;

the conductive traces and pads are formed into the channels and pockets by electrolytic metallization; and

the outer surface of conductive traces and pads are flush with the sides of the 3D dielectric substrate.

13. A printed circuit board (PCB) stator for an axial field rotary energy device, the PCB stator comprising:

PCB panels, each comprising a tridimensional (3D) dielectric substrate with opposite sides and made of fiber-reinforced polymer;

each side comprises channels and pockets comprising machined dielectric laminate, the channels and pockets in each side have a uniform depth, and the channels and pockets comprise a layout of conductive traces and pads that are plated therein and the outer surface of those conductive traces and pads are flush with the sides of the 3D dielectric substrate; and

side walls of the channels and pockets have a draft angle in a range of greater than 0 degrees to about 5 degrees.

14. The PCB stator of claim 13 , wherein the channels and pockets of a first side of the sides of the PCB panels have a first depth, the channels and pockets of a second side of the sides of the PCB panels have a second depth.

15. The PCB stator of claim 14 , wherein the first and second depths are the same or within 25 μm of each other.

16. The PCB stator of claim 15 , wherein the sides of each PCB panel have a same layout.

17. The PCB stator of claim 15 , wherein the sides of each PCB panel have a different layout.

18. The PCB stator of claim 14 , wherein the first depth differs from the second depth.

19. The PCB stator of claim 18 , wherein the sides of each PCB panel have a same layout.

20. The PCB stator of claim 18 , wherein the sides of each PCB panel have a different layout.

21. The PCB stator of claim 13 , wherein the uniform depth of the channels and pockets is equal to or greater than 140 μm.

Continuity (2)
Continuation 18127453 · Mar 28, 2023
Related Publication 20240334594A1 · Oct 3, 2024
References Cited (44)
US 3230406A · Henry-Baudot · 1966 [cited by examiner]
US 5589722A · Sakaguchi et al. · 1996 [cited by applicant]
US 6411002B1 · Smith · 2002 [cited by examiner]
US 6426241B1 · Cordes · 2002 [cited by examiner]
US 7573173B1 · Frownfelter · 2009 [cited by applicant]
US 8193781B2 · Lin · 2012 [cited by examiner]
US 8240036B2 · Yoshioka · 2012 [cited by examiner]
US 8736133B1 · Smith · 2014 [cited by examiner]
US 8785784B1 · Duford · 2014 [cited by examiner]
US 9072187B2 · Hu · 2015 [cited by examiner]
US 9332650B2 · Yoshioka et al. · 2016 [cited by applicant]
US 10135310B2 · Schuler · 2018 [cited by examiner]
US 10186922B2 · Schuler · 2019 [cited by examiner]
US 10819174B2 · Schuler · 2020 [cited by examiner]
US 11336130B1 · Shaw · 2022 [cited by examiner]
US 11502583B1 · Lee · 2022 [cited by examiner]
US 11616423B1 · Lee · 2023 [cited by examiner]
US 20030047458A1 · Begum et al. · 2003 [cited by applicant]
US 20030135998A1 · Walz et al. · 2003 [cited by applicant]
US 20050285470A1 · Itoh et al. · 2005 [cited by applicant]
US 20060202564A1 · Sakamoto et al. · 2006 [cited by applicant]
US 20060202584A1 · Jore · 2006 [cited by examiner]
US 20080129129A1 · Kori et al. · 2008 [cited by applicant]
US 20090051317A1 · Fridhendler et al. · 2009 [cited by applicant]
US 20100253170A1 · Bi et al. · 2010 [cited by applicant]
US 20130049500A1 · Shan et al. · 2013 [cited by applicant]
US 20140175922A1 · Jore et al. · 2014 [cited by applicant]
US 20140070904A1 · Cahill et al. · 2014 [cited by applicant]
US 20150084446A1 · Atar · 2015 [cited by applicant]
US 20150318751A1 · Smith et al. · 2015 [cited by applicant]
US 20160329796A1 · Hano · 2016 [cited by examiner]
US 20180219445A1 · Jore · 2018 [cited by examiner]
CN 105871089A · 2016 [cited by applicant]
CN 105896760A · 2016 [cited by applicant]
CN 106300856A · 2017 [cited by applicant]
DE 29622874U1 · 1997 [cited by applicant]
DE 102011054250A1 · 2012 [cited by applicant]
DE 102015211852A1 · 2016 [cited by applicant]
EP 2284979A1 · 2011 [cited by applicant]
EP 2863524A1 · 2015 [cited by applicant]
JP 2004281427 · 2004 [cited by applicant]
WO 2009068079A1 · 2009 [cited by applicant]
Yamada et al., English Machine Translation of JP2004-281427 (Year: 2004). [cited by applicant]
German Federal Patent Court, Decision in the Appeal Matter Concerning Patent Application 11 2018 000 356.6. (in English and in German), Date of Mailing Aug. 7, 2024, 98 pages. [cited by applicant]