IP Library › Granted Patent US 12,675,051
Granted Patent B2
US 12,675,051 · App. 18/387,082 · Granted Jul 7, 2026

Method for characterizing a manufacturing process of semiconductor devices

Inventors: Wim Tjibbo Tel (Helmond, NL); Hermanus Adrianus Dillen (Maarheeze, NL); Marc Jurian Kea (Morgan Hill, CA); Mark John Maslow (Eindhoven, NL); Koen Thuijs (Vaught, NL); Peter David Engblom (Hillsboro, OR); Ralph Timotheus Huijgen (Hillsboro, OR); Daan Maurits Slotboom (Wolphaartsdijk, NL); Johannes Catharinus Hubertus Mulkens (Valkenswaard, NL)
Assignee: ASML NETHERLANDS B.V.
G03F7/705G03F7/70525G03F7/7065G03F7/70658
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,675,051
App. No.
18/387,082
Filed
Nov 6, 2023
Granted
Jul 7, 2026
Kind
B2
Art Unit
2851
USPC
716/51
Abstract

A method of determining a characteristic of one or more processes for manufacturing features on a substrate, the method including: obtaining image data of a plurality of features on a least part of at least one region on a substrate; using the image data to obtain measured data of one or more dimensions of each of at least some of the plurality of features; determining a statistical parameter that is dependent on the variation of the measured data of one or more dimensions of each of at least some of the plurality of features; determining a probability of defective manufacture of features in dependence on a determined number of defective features in the image data; and determining the characteristic of the one or more processes to have the probability of defective manufacture of features and the statistical parameter.

Claims (35)

1 . A method comprising:

obtaining a plurality of distributions of values of a performance parameter, each distribution of the values of the performance parameter is associated with a different processing condition of a device fabrication process configured to create a physical device;

deriving for each distribution of values of the performance parameter an indicator of a probability of the performance parameter being within a specified range to obtain a plurality of probability indicator values, each probability indicator value associated with a different processing condition;

determining, using a hardware computer, a desired processing condition based on a relation between the value of the probability indicator and the processing condition; and

configuring the device fabrication process based on the desired processing condition and/or providing a signal representing, or based on, the desired processing condition to a system for use in configuration of the device fabrication process.

2 . The method of claim 1 , wherein the performance parameter is one or more selected from: critical dimension, edge placement error, overlay, local critical dimension uniformity, line edge roughness, line width roughness, image contrast or yield of the process.

3 . The method of claim 1 , wherein the different processing conditions are selections from a vector or matrix of values of one or more process parameters.

4 . The method of claim 1 , wherein the probability indicator is a percentage of measured or simulated samples comprised within a distribution of values of the performance parameter which meet a pre-defined criterion.

5 . The method of claim 1 , wherein the desired processing condition is selected based on a processing condition associated with one or more values of one or more process parameters for which the probability indicator is close to, or equals, a minimum required probability value.

6 . The method of claim 1 , wherein the processing condition relates to one or more selected from: focus, dose, optical aberration level of a projection system of a lithographic apparatus, overlay, and/or a dynamic condition associated with synchronization error between a patterning device and a substrate table.

7 . The method of claim 1 , wherein the desired processing condition is selected based on one or more processing conditions associated with a maximum value of the probability indicator.

8 . A method comprising:

obtaining the relation between the value of the probability indicator and the processing condition using the method of claim 1 ;

obtaining substrate specific values of one or more parameters associated with the processing condition across at least part of the substrate; and

combining, using a hardware computer, the relation and the substrate specific values to determine a probability of failure of one or more device structures provided to the substrate across at least part of the substrate.

9 . The method of claim 8 , further comprising determining a yield metric representative for a fraction or number of yielding dies on the at least part of the substrate based on the probability of failure across at least part of the substrate and a selected threshold of the probability of failure.

10 . The method of claim 9 , further comprising determining an improved processing condition based on an expected improvement of the yield metric.

11 . The method of claim 8 , wherein the processing condition comprises values of an effective dose and focus deviation across at least part of the substrate.

12 . A non-transitory computer-readable medium comprising instructions therein that, when executed by a processor system, are configured to cause the processor to at least:

obtain a plurality of distributions of values of a performance parameter, each distribution of the values of the performance parameter is associated with a different processing condition of a device fabrication process configured to create a physical device;

derive for each distribution of values of the performance parameter an indicator of a probability of the performance parameter being within a specified range to obtain a plurality of probability indicator values, each probability indicator value associated with a different processing condition;

determine a desired processing condition based on a relation between the value of the probability indicator and the processing condition; and

cause configuration of the device fabrication process based on the desired processing condition and/or provide a signal representing, or based on, the desired processing condition to a system for use in configuration of the device fabrication process.

13 . The medium of claim 12 , wherein the performance parameter is one or more selected from: critical dimension, edge placement error, overlay, local critical dimension uniformity, line edge roughness, line width roughness, image contrast or yield of the process.

14 . The medium of claim 12 , wherein the probability indicator is a percentage of measured or simulated samples comprised within a distribution of values of the performance parameter which meet a pre-defined criterion.

15 . A method comprising:

obtaining a relation between i) a value of a probability indicator associated with a probability of a feature on a substrate having a dimension and/or position within a certain range and ii) a processing condition of a device fabrication process configured to create a physical device on the substrate;

obtaining substrate specific values of one or more parameters associated with the processing condition across at least part of the substrate;

combining, using a hardware computer, the relation and the substrate specific values to determine a probability of failure of one or more device structures provided to the substrate across at least part of the substrate; and

configuring the device fabrication process based on the desired processing condition and/or providing a signal representing, or based on, the desired processing condition to a system for use in configuration of the device fabrication process.

16 . The method of claim 15 , further comprising determining a yield metric representative for a fraction or number of yielding dies on the at least part of the substrate based on the probability of failure across at least part of the substrate and a selected threshold of the probability of failure.

17 . The method of claim 16 , further comprising determining an improved processing condition based on an expected improvement of the yield metric.

18 . The method of claim 15 , wherein the processing condition comprises values of an effective dose and focus deviation across at least part of the substrate.

19 . The method of claim 15 , wherein the processing condition relates to one or more selected from: focus, dose, optical aberration level of a projection system of a lithographic apparatus, overlay, and/or a dynamic condition associated with synchronization error between a patterning device and a substrate table.

20 . A non-transitory computer-readable medium comprising instructions therein that, when executed by a processor system, are configured to cause the processor to at least implement the method according to claim 15 .

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2024
From: TEL, WIM TJIBBO; DILLEN, HERMANUS ADRIANUS; THUIJS, KOEN; MASLOW, MARK JOHN; KEA, MARC JURIAN
To: ASML NETHERLANDS B.V.
Reel/Frame 066015/0715 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2024
From: TEL, WIM TJIBBO; DILLEN, HERMANUS ADRIANUS; MASLOW, MARK JOHN; KEA, MARC JURIAN; THUIJS, KOEN
To: ASML NETHERLANDS B.V.
Reel/Frame 066015/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2024
From: TEL, WIM TJIBBO; DILLEN, HERMANUS ADRIANUS; MASLOW, MARK JOHN; KEA, MARC JURIAN; THUIJS, KOEN
To: ASML NETHERLANDS B.V.
Reel/Frame 066015/0758 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2024
From: TEL, WIM TJIBBO; DILLEN, HERMANUS ADRIANUS; THUIJS, KOEN; SLOTBOOM, DAAN MAURITS; MASLOW, MARK JOHN; MULKENS, JOHANNES CATHARINUS HUBERTUS; KEA, MARC JURIAN; ENGBLOM, PETER DAVID; HUIJGEN, RALPH TIMOTHEUS
To: ASML NETHERLANDS B.V.
Reel/Frame 066015/0661 →
Continuity (6)
Continuation 17425355
Provisional Application 62958928 · Jan 9, 2020
Provisional Application 62890091 · Aug 22, 2019
Provisional Application 62865425 · Jun 24, 2019
Provisional Application 62807854 · Feb 20, 2019
Related Publication 20240111218A1 · Apr 4, 2024
References Cited (35)
US 5229872A · Mumola · 1993 [cited by applicant]
US 5296891A · Vogt et al. · 1994 [cited by applicant]
US 5523193A · Nelson · 1996 [cited by applicant]
US 5646870A · Krivokapic et al. · 1997 [cited by applicant]
US 6046792A · Van Der Werf et al. · 2000 [cited by applicant]
US 7587704B2 · Ye et al. · 2009 [cited by applicant]
US 8112305B2 · Shimizu · 2012 [cited by examiner]
US 10359705B2 · Wang · 2019 [cited by applicant]
US 20060013486A1 · Burns et al. · 2006 [cited by applicant]
US 20090157360A1 · Ye · 2009 [cited by examiner]
US 20100158345A1 · Kitamura et al. · 2010 [cited by applicant]
US 20100315614A1 · Hansen · 2010 [cited by applicant]
US 20110230999A1 · Chen et al. · 2011 [cited by applicant]
US 20130179847A1 · Hansen · 2013 [cited by applicant]
US 20160313651A1 · Middlebrooks et al. · 2016 [cited by applicant]
US 20170010538A1 · Hansen · 2017 [cited by applicant]
US 20180321596A1 · Wang · 2018 [cited by applicant]
US 20180365370A1 · Egan et al. · 2018 [cited by applicant]
US 20200356012A1 · Mos · 2020 [cited by examiner]
TW 1564741 · 2017 [cited by applicant]
TW 201827812 · 2018 [cited by applicant]
TW 201905731 · 2019 [cited by applicant]
WO 2017102283 · 2017 [cited by applicant]
WO 2019121486 · 2019 [cited by applicant]
WO 2019161993 · 2019 [cited by applicant]
Office Action issued in corresponding Chinese Patent Application No. 202080015560.8, dated Nov. 18, 2023. [cited by applicant]
International Search Report issued in corresponding PCT Patent Application No. PCT/EP2020/053025, dated May 18, 2020. [cited by applicant]
Taiwanese Office Action issued in corresponding Taiwanese Patent Application No. 109105343, dated Mar. 23, 2021. [cited by applicant]
De Bisschop et al.: “Stochastic Effects in EUV Lithography”, Proc. of SPIE, vol. 10583 (Mar. 2018). [cited by applicant]
Civay et al.: “Deconstructing contact hole CD printing variability in EUV lithography”, Proc. of SPIE, vol. 9048 (2014). [cited by applicant]
Spence, C.: “Full-Chip Lithography Simulation and Design Analysis—How OPC Is Changing IC Design”, Proc. of SPIE, vol. 5751, pp. 1-14 (2005). [cited by applicant]
Granik, Y.: “Source Optimization for Image Fidelity and Throughput”, Journal of Microlithography, Microfabrication, Microsystems 3(4), pp. 509-522, (2004). [cited by applicant]
Rosenbluth et al.: “Optimum Mask and Source Patterns to Print a Given Shape”, Journal of Microlithography, Microfabrication, Microsystems 1(1), pp. 13-20 (2002). [cited by applicant]
Cao, Y. et al.: “Optimized Hardware and Software for Fast, Full Chip Simulation”, Proc. of SPIE, vol. 5754, p. 405 (2005). [cited by applicant]
Office Action issued in corresponding Korean Patent Application No. 10-2021-7026633, dated May 25, 2023. [cited by applicant]