IP Library › Granted Patent US 12,582,010
Granted Patent B2
US 12,582,010 · App. 18/400,219 · Granted Mar 17, 2026

Thermal management of three-dimensional integrated circuits

Inventors: Kambiz Vafai (Mission Viejo, CA); Andisheh Tavakoli (Irvine, CA); Mohammad Reza Salimpour (Irvine, CA)
H01L25/0657H01L23/3672H01L23/46H01L2225/06513H01L2225/06517H01L2225/06589
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,582,010
App. No.
18/400,219
Granted
Mar 17, 2026
Kind
B2
Abstract

A 3D integrated circuit device can include a substrate, a thermal interface layer and at least one die, at least one device layer bonded between the thermal interface layer and the at least one die, wherein the thermal interface layer enhances conductive heat transfer between the at least one device layer and the at least one die, and a heat sink located adjacent to a heat spreader, wherein the thermal interface layer, the at least one die and the at least one device layer are located between the heat spreader and the substrate.

Claims (27)

1 . A 3D integrated circuit device, comprising:

a substrate;

a thermal interface layer and at least one die;

at least one device layer wherein the thermal interface layer is above the at least one device layer and the at least one die is below the at least one device layer, the at least one device layer comprising at least one electronic subsystem; and

a heat sink located adjacent to a heat spreader, wherein the thermal interface layer, the at least one die and the at least one device layer are located between the heat spreader and the substrate, the heat spreader including at least one high conductivity insert comprising Boron Arsenide and wherein the at least one high conductivity insert of the heat spreader is positioned in a double ring configuration and wherein a thickness of the at least one high conductivity insert is similar to that of the heat spreader and wherein the double ring configuration includes at least one internal ring and at least one outer ring.

2 . The 3D integrated circuit device of claim 1 wherein:

the heat sink comprises a coolant entrance and at least one coolant exit, wherein a coolant enters the heat sink through the coolant entrance and exits the heat sink through the at least one coolant exit.

3 . The 3D integrated circuit device of claim 1 wherein the heat spreader comprises a composite of the Boron Arsenide and a material of moderate thermal conductivity.

4 . The 3D integrated circuit device of claim 3 wherein the material of moderate thermal conductivity comprises copper.

5 . The 3D integrated circuit device of claim 1 wherein the at least one electronic subsystem comprises a processor.

6 . The 3D integrated circuit device of claim 1 wherein the at least one electronic subsystem comprises a memory.

7 . The 3D integrated circuit device of claim 1 wherein the at least one electronic subsystem comprises a sensor.

8 . The 3D integrated circuit device of claim 1 wherein the thermal interface layer comprises at least one thermal interface material (TIM) layer among a plurality of TIM layers.

9 . The 3D integrated circuit device of claim 8 wherein the plurality of TIM layers includes a first TIM layer, a second TIM layer, and a third TIM layer.

10 . The 3D integrated circuit device of claim 8 wherein each of the first TIM layer, the second TIM layer, and third TIM layer comprise a TIM layer with a microbump.

11 . A 3D integrated circuit device, comprising:

a substrate;

a thermal interface layer and at least one die, the thermal interface layer comprising a thermal interface material (TIM);

at least one device layer wherein the thermal interface layer is above the at least one device layer and the at least one die is below the at least one device layer, the at least one device layer comprising at least one electronic subsystem; and

a heat sink located adjacent to a heat spreader, wherein the thermal interface layer, the at least one die and the at least one device layer are located between the heat spreader and the substrate, the heat spreader including at least one high conductivity insert, wherein the at least one high conductivity insert of the heat spreader is positioned in a ring configuration, wherein the heat spreader is configured in a radial configuration with the at least one high conductivity insert as straight blades connecting a center of the heat spreader to a perimeter of the heat spreader.

12 . The 3D integrated circuit device of claim 11 wherein the thermal interface layer includes C4 bumps for connecting the substrate to a die among the at least one die closest to the substrate.

13 . The 3D integrated circuit device of claim 11 wherein the substrate comprises silicon.

14 . The 3D integrated circuit device of claim 11 wherein insert structures are embedded in the heat spreader.

15 . The 3D integrated circuit device of claim 14 wherein the insert structures embedded in the heat structure are distributed in a radial configuration with at least one of the following configurations: one level of pairing and two levels of pairing, wherein for the one level of pairing, radial inserts break into outer inward and inner outward incomplete blades inside the heat spreader.

16 . The 3D integrated circuit device of claim 11 wherein:

the at least one electronic subsystem comprises at least one of: a processor, a memory, and a sensor; and

the 3D integrated circuit (IC) comprises a multi-layer 3D IC.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 18, 2026
From: KAMBIX INNOVATIONS, LLC
To: ANTONINUS THERMAL MANAGEMENT LLC
Reel/Frame 073826/0763 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2023
From: VAFAI, KAMBIZ; TAVAKOLI, ANDISHEH; SALIMPOUR, MOHAMMAD REZA
To: KAMBIX INNOVATIONS, LLC
Reel/Frame 065986/0785 →
Continuity (3)
Continuation 17401676 · Aug 13, 2021
Provisional Application 63229826 · Aug 5, 2021
Related Publication 20240213221A1 · Jun 27, 2024
References Cited (77)
US 4549036A · Reichbach · 1985 [cited by applicant]
US 6898084B2 · Misra · 2005 [cited by examiner]
US 7228887B2 · Chen · 2007 [cited by examiner]
US 8136071B2 · Solomon · 2012 [cited by applicant]
US 8172156B2 · Vafai et al. · 2012 [cited by applicant]
US 8684274B2 · Vafai et al. · 2014 [cited by applicant]
US 9263374B2 · Masuda et al. · 2016 [cited by applicant]
US 9472485B2 · Saeidi et al. · 2016 [cited by applicant]
US 9666562B2 · Law et al. · 2017 [cited by applicant]
US 9954080B2 · Or-Bach et al. · 2018 [cited by applicant]
US 10976789B2 · Ghosh · 2021 [cited by applicant]
US 11018133B2 · Or-Bach et al. · 2021 [cited by applicant]
US 11037860B2 · Hoffmeyer et al. · 2021 [cited by applicant]
US 11043553B2 · Kim et al. · 2021 [cited by applicant]
US 20080281476A1 · Bose et al. · 2008 [cited by applicant]
US 20120007229A1 · Bartley · 2012 [cited by applicant]
US 20120025388A1 · Law et al. · 2012 [cited by applicant]
US 20120168128A1 · Vafai et al. · 2012 [cited by applicant]
US 20130118711A1 · Vafai et al. · 2013 [cited by applicant]
US 20140291854A1 · Lee · 2014 [cited by examiner]
US 20150010037A1 · Vafai et al. · 2015 [cited by applicant]
US 20150237762A1 · Holt et al. · 2015 [cited by applicant]
US 20150362265A1 · Broido · 2015 [cited by examiner]
US 20180088609A1 · Bose · 2018 [cited by examiner]
US 20190094925A1 · Kulkarni · 2019 [cited by applicant]
US 20210043996A1 · Menon et al. · 2021 [cited by applicant]
EP 1628515B1 · 2007 [cited by applicant]
EP 1827070B1 · 2017 [cited by applicant]
WO 2009037648A2 · 2009 [cited by applicant]
Desai, C.P., Vafai, K., and Keyhani, M., 1995, “On the Natural Convection in a Cavity with a Cooled Top Wall and Multiple Protruding Heaters,” ASME J Electronic Packaging, 117, 34-45. [cited by applicant]
Mahjoob, S., and Vafai, K., 2009, “Analytical Characterization and Production of an Isothermal Surface for Biological and Electronic Applications,” ASME J Heat Trans, 131, 052604. [cited by applicant]
Sparrow, E., Gorman, J., and Abraham, J.,2013, “Quantitative Assessment of the Overall Heat Transfer Coefficient U,” ASME J Heat Trans, 135(6), 061102. [cited by applicant]
Sparrow, E.M., Abraham, J.P, and Chevalier, P.W., 2005, “A DOS-enhanced numerical simulation of heat transfer and fluid flow through an array of offset fins with conjugate heating in the bounding solid,” ASME J Heat Tra… [cited by applicant]
Haji-Sheikh, A., Minkowycz, W.J., and Sparrow, E.M., 2002, “Certain anomalies in the analysis of hyperbolic heat conduction,” ASME J Heat Trans, 124 (2), pp. 307-319. [cited by applicant]
Sparrow, E.M., and Ansari, M.A., 1987, “Effect of insulated/uninsulated channel walls on heat transfer from a horizontal finned tube in a vertical channel,”, ASME J Heat Trans, 109 (2), pp. 388-391. [cited by applicant]
Kang, S.S., and Sparrow, E.M., 1987, “Heat transfer from an open- or closed-bore cylinder situated longitudinal to a freestream,” ASME J Heat Trans, 109 (2), pp. 314-320. [cited by applicant]
Samie, F., and Sparrow, E.M., 1986, “Heat transfer from a yawed finned tube,” ASME J Heat Trans, 108 (2), pp. 479-482. [cited by applicant]
Kearney, D., and Griffin, J., 2014, “An open loop pulsating heat pipe for integrated electronic cooling applications,” ASME J Heat Trans, 136 (8), 081401. [cited by applicant]
Nakayama, W., 2014, “Heat in computers: applied heat transfer in information technology,” ASME J Heat Trans, 136 (1), 013001, (2014). [cited by applicant]
Herwig, H., 2013, “High heat flux cooling of electronics: the need for a paradigm shift”, ASME J Heat Trans, 135 (11), 111013. [cited by applicant]
Arik, M., Sharma, R., Lustbader, J., and He X., 2013, “Steady and unsteady air impingement heat transfer for electronics cooling applications,”, ASME J Heat Trans, 135 (11), 111009. [cited by applicant]
Molki, M., and Sparrow, E.M., 1986, “An empirical correlation for the average heat transfer coefficient in circular tubes,” ASME J Heat Trans, 108 (2), pp. 482-484. [cited by applicant]
Chrysler, G.M., and E.M. Sparrow, 1986, “Turbulent flow and heat transfer in bends of circular cross Section: II—Pressure distribution experiments,” ASME J Heat Trans, 108 (1), pp. 212-216. [cited by applicant]
Kadle, D.S., and Sparrow, E.M., 1986, “Numerical and experimental study of turbulent heat transfer and fluid flow in longitudinal fin arrays,” ASME J Heat Trans, 108 (1), pp. 16-23. [cited by applicant]
Sparrow, E.M., and Chrysler, G.M., 1986, “Turbulent flow and heat transfer in bends of circular cross section: I—Heat transfer experiments,” ASME J Heat Trans, 108 (1), pp. 40-47. [cited by applicant]
Azari, M., Sadeghi, A., and Dejam, M., 2020, “Liquid flow forced convection in rectangular microchannels with nonuniform heating: Toward analytical modeling of hotspots,” ASME J Heat Trans, 142 (8), 082505. [cited by applicant]
Colla, L., Ercole, D., Fedele, L., Mancin, S., Manca, O., and Bobbo, S.,2017, “Nano-phase change materials for electronics cooling applications,” ASME J Heat Trans, 139 (5), 052406. [cited by applicant]
Gielen, R., and Baelmans, M., 2014, “Electronics cooling system and component design according to the second law,” ASME J Heat Trans, 136 (5). [cited by applicant]
Vafai, K., and Zhu, L., 1999, “Analysis of a Two-Layered Micro-channel Heat Sink Concept in Electronic Cooling,” J of Heat and Mass Transfer, 42, pp. 2287-2297. [cited by applicant]
Lu, S., and Vafai, K., 2016, “A Comparative Analysis of Innovative Microchannel Heat Sinks for Electronic Cooling,” International Communications in Heat and Mass Transfer,76, pp. 271-284, http://dx.doi.org/10.1016/j.ich… [cited by applicant]
Zing, C., Mahjoob, S., and Vafai, K., 2019, “Analysis of Porous Filled Heat Exchangers for Electronic Cooling,” J of Heat and Mass Transfer, 133, pp. 268-276, https://doi.org/10.1016/j.ijheatmasstransfer.2018.12.067. [cited by applicant]
Dirker, J., and J.P Meyer. J., 2013, “Topology optimization for an internal heat-conduction cooling scheme in a square domain for high heat flux applications,” ASME J Heat Trans, 135 (11), 111010. [cited by applicant]
Sirisha Maganti, L., Dhar, P., Sundararajan, T.,and Das, S.K., 2017, “Selecting Optimal Parallel Microchannel Configuration(s) for Active Hot Spot Mitigation of Multicore Microprocessors in Real Time,” ASME J Heat Trans… [cited by applicant]
Shen, Z., Jing, Q., Xie, Y., and Zhang, D., 2017, “Thermal Performance of Miniscale Heat Sink with Jet Impingement and Dimple/Protrusion Structure,” ASME J Heat Trans, 139 (5), 052202. [cited by applicant]
Banerjee, K., Souri. S., Kapur, P., and Saraswat, K. C.,2001, “3-D ICs: A novel chip design for improving deep submicron interconnect performance and system-on-chip integration.” IEEE, Special Issue on Interconnects. [cited by applicant]
Joyner, J. W., Zarkesh-Ha, P., Davis, J. A., and Meindl, J. D.,2000, “A three-dimensional stochastic wire-length distribution for variable separation of strata,” IEEE, pp. 126-128. [cited by applicant]
Im, S., and Banerjee, K., 2000, “Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high-performance ICs,” IEDM, Technical Digest, pp. 727-730. [cited by applicant]
Tavakkoli, F., Ebrahimi, S., Wang, S., and Vafai, K., 2016, “Analysis of critical thermal issues in 3D integrated circuits,” J Heat and Mass Transfer 97, pp. 338-352. [cited by applicant]
Banerjee, K., Amerasekera, A., Dixit, G., and Hu, C., 1996, “The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal,” IEDM Tech. Dig., pp. 65-68. [cited by applicant]
Goodson, K. E., and Ju, Y. S., 1999, “Heat conduction in novel electronic films,” Annu. Rev. Mater. Sci., 29, pp. 261-293. [cited by applicant]
Banerjee, K., Souri, S.J., Kapur, P., and Saraswat, K.C., 2001 “3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration,” IEEE 89 (5) pp. 602-633. [cited by applicant]
Coskun, A.K., Ayala, J.L., Atienza, D., Rosing, T.S., and Leblebici, Y.,2009, “Dynamic thermal management in 3D multicore architectures,” Conference & Exhibition of Design, Automation & Test in Europe, pp. 1410-1415. [cited by applicant]
Tavakkoli, F., Ebrahimi, S., Wang, S., and Vafai, K., 2016, “Thermophysical and Geometrical Effects on the thermal performance and Optimization of a three-Dimensional Integrated Circuit,” ASME J Heat Trans, pp. 082101-1… [cited by applicant]
Rocha, L.A.O., Lorente, S., and Bejan, A., 2002, “Constructal design for cooling a disc-shaped area by conduction,” Int J Heat Mass Transf. 45, pp. 1643-1652. [cited by applicant]
Rocha, L.A.O., Lorente, S., and Bejan, A., 2006, “Conduction tree networks with loops for cooling a heat-generating volume,” J Heat Mass Transf, 49, pp. 2626-2635. [cited by applicant]
Da Silva, A. K., Vasile. C., and Bejan, A., 2004, “Disc cooled with high-conductivity inserts that extend inward from the perimeter,” J Heat Mass Transf, 47, pp. 4257-4263. [cited by applicant]
Ghodoossi, L., and Egrican, N., 2003, “Exact solution for cooling of electronics using constructal theory,” J Appl Phys., 93, pp. 4922-4929. [cited by applicant]
Sharifi, F., Ghaedamini, H., and Salimpour, M. R.,2012, “Using incomplete variable cross-section highly conductive inserts for cooling a disc,” Front Heat Mass Transf, 3,043005. [cited by applicant]
Nazari, B., Salimpour, M. R., and Mahjoub, S., 2019, “Optimal mechanical and thermal architecture of high-conductivity inserts for cooling an electronic piece,” J of Therm Analy Calorim, pp. 1499-1514. [cited by applicant]
Wang, C., Huang, X.-J., Vafai, K.,2020, “Analysis of hotspots and cooling strategy for multilayer three-dimensional integrated circuits,” Appl Therm Eng, https://doi.org/10.1016/j.applthermaleng.2020.116336. [cited by applicant]
M.I. Flik and C.L. Tien, “Size Effect on the Thermal Conductivity of High-Tc Thin-Film Superconductors”, ASME, 872 / vol. 112, Nov. 1990. [cited by applicant]
Masoud Daneshi, Marjan Zare, and Mohammad Reza Salimpour, “Micro- and Nanoscale Conductive Tree-Structures for Cooling a Disk-Shaped Electronic Piece”, Journal of Heat Transfer, ASME, Mar. 2013, vol. 135 / 031401-1. [cited by applicant]
Ephraim M. Sparrow, Paul W. Chevalier, and John P. Abraham, “The Design of Cold Plates for the Thermal Management of Electronic Equipment”, Heat Transfer Engineering, 27(7):6-16, 2006. [cited by applicant]
Md Arif Iqbal, Naveen Kumar Macha, Wafi Danesh, Sehtab Hossain, Mostafizur Rahman, “Thermal Management in Fine-Grained 3-D Integrated Circuits”, 2018, https://arxiv.org/abs/1803.03727. [cited by applicant]
“Three-dimensional integrated circuit”, Wikipedia, Retrieved from “https://en.wikipedia.org/w/index.php?title=Three-dimensional_integrated_circuit&oldid=1026254022”; Page last edited on Jun. 1, 2021, at 06:53 (UTC). [cited by applicant]
U.S. Appl. No. 17/401,676, “Notice of Allowance”, dated Dec. 27, 2023. [cited by applicant]
U.S. Appl. No. 17/401,676, “Non Final Office Action” dated Jul. 7, 2023. [cited by applicant]