IP Library Granted Patent US 12,055,824
Granted Patent B1
US 12,055,824 · App. 18/404,609 · Granted Aug 6, 2024

Display device

Inventor: Ken Shiiba (Ishikawa Ken, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
G02F1/134309G02F1/133514G02F1/133528G02F1/13439G02F1/1368H10K59/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,055,824
App. No.
18/404,609
Granted
Aug 6, 2024
Kind
B1
Abstract

A display device according to the present disclosure includes first and second substrates transmitting visible light, light emitting pixels, a first internal layer, a liquid crystal layer, a first electrode reflecting visible light, and second to fourth electrodes transmitting visible light. The light emitting pixels independently emit light. The liquid crystal layer is located between the first and second substrates. The first electrode is located between at least one of the light emitting pixels and the liquid crystal layer. The second electrode is located between the liquid crystal layer and the first substrate without overlapping the first electrode in plan view. The third electrode is located between the liquid crystal layer and the second substrate while overlapping the first electrode in plan view. The fourth electrode is located between the liquid crystal layer and the second substrate while overlapping the second electrode in plan view.

Claims (51)

1. A display device comprising:

a first substrate including a first surface and a second surface on an opposite side of the first surface, the first substrate transmitting visible light in a direction perpendicular to the first surface and the second surface;

a plurality of light emitting pixels configured to be capable of emitting light independently of one another;

a first internal layer disposed on the first surface, the first internal layer including a first circuit configuration that is a circuit configuration electrically connected to each of the plurality of light emitting pixels;

a second substrate transmitting visible light;

a liquid crystal layer located between the first substrate and the second substrate in a first cross section that is a cross section in a direction perpendicular to the first surface;

a first electrode located between at least one of the plurality of light emitting pixels and the liquid crystal layer in the first cross section, the first electrode reflecting visible light;

a second electrode located between the liquid crystal layer and the first substrate in the first cross section without overlapping with the first electrode in plan view, the second electrode transmitting visible light;

a third electrode located between the liquid crystal layer and the second substrate in the first cross section while overlapping the first electrode in plan view, the third electrode transmitting visible light; and

a fourth electrode located between the liquid crystal layer and the second substrate in the first cross section while overlapping the second electrode in plan view, the fourth electrode transmitting visible light.

2. The display device according to claim 1 , further comprising a first color filter located between the third electrode and the second substrate in the first cross section.

3. The display device according to claim 2 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

4. The display device according to claim 2 , wherein

the first color filter is located between the fourth electrode and the second substrate in the first cross section.

5. The display device according to claim 4 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

6. The display device according to claim 1 , wherein

the liquid crystal layer includes a first portion located between the first electrode and the third electrode and a second portion located between the second electrode and the fourth electrode, and

thickness of the second portion is twice thickness of the first portion.

7. The display device according to claim 6 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

8. The display device according to claim 1 , further comprising a first polarizing layer and a second polarizing layer that polarize visible light, wherein

the first substrate is located between the first polarizing layer and the second electrode in the first cross section, and

the second substrate is located between the second polarizing layer and the third electrode in the first cross section.

9. The display device according to claim 8 , further comprising:

a first λ/4 phase difference plate located between the first polarizing layer and the first substrate in the first cross section; and

a second λ/4 phase difference plate located between the second polarizing layer and the second substrate in the first cross section.

10. The display device according to claim 9 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

11. The display device according to claim 8 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

12. The display device according to claim 1 , wherein

the third electrode and the fourth electrode are integrally formed.

13. The display device according to claim 12 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

14. The display device according to claim 1 , wherein

the plurality of light emitting pixels are located between the first internal layer and the first substrate in the first cross section.

15. The display device according to claim 14 , further comprising a third substrate transmitting visible light, wherein

the plurality of light emitting pixels are located between the first substrate and the third substrate in the first cross section.

16. The display device according to claim 15 , further comprising:

a fourth substrate including a third surface and a fourth surface on an opposite side of the third surface, the fourth substrate transmitting visible light in a direction perpendicular to the third surface and the fourth surface; and

a second internal layer disposed on the third surface, the second internal layer including a second circuit configuration that is a circuit configuration electrically connected to the first electrode and a third circuit configuration that is a circuit configuration electrically connected to the second electrode, wherein

the liquid crystal layer is located between the second substrate and the fourth substrate in the first cross section.

17. The display device according to claim 1 , wherein

the first internal layer is located between the plurality of light emitting pixels and the first substrate in the first cross section.

18. The display device according to claim 17 , wherein

the first internal layer includes a fifth surface that faces and is in contact with the first surface and a sixth surface that is located on an opposite side of the fifth surface, and

the second electrode is disposed on the sixth surface.

19. The display device according to claim 18 , wherein

the first internal layer includes a second circuit configuration that is a circuit configuration electrically connected to the first electrode and a third circuit configuration that is a circuit configuration electrically connected to the second electrode.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2024
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC AUTOMOTIVE SYSTEMS CO., LTD.
Reel/Frame 068328/0764 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2024
From: SHIIBA, KEN
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 067821/0505 →
Priority Claims (1)
JP 2023-013221 · Jan 31, 2023 · national