IP Library › Granted Patent US 12,399,628
Granted Patent B2
US 12,399,628 · App. 18/409,175 · Granted Aug 26, 2025

Method and apparatus of performing graceful thermal shutdown in solid state drives

Inventor: Wenwei Wang (San Jose, CA)
Assignee: SK hynix Inc.
G06F3/0619G06F1/3221G06F3/0656G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,399,628
App. No.
18/409,175
Granted
Aug 26, 2025
Kind
B2
Abstract

A method, system, and control for thermal shutdown of a storage device. The method and control determine that a temperature of the storage device is approaching a critical temperature; disable input power to the storage device upon determining that the temperature is approaching the critical temperature; when the input power to the storage device is disabled, power the storage device with auxiliary power; and under the auxiliary power, transfer data from a buffer in the storage device to a memory of the storage device.

Claims (103)

1. A method for thermal shutdown of a storage device, comprising:

determining that a temperature of the storage device is approaching a critical temperature;

disabling input power to the storage device upon determining that the temperature is approaching the critical temperature;

when the input power to the storage device is disabled, powering the storage device with auxiliary power; and

under the auxiliary power, transferring data from a buffer in the storage device to a memory of the storage device,

wherein

the input power is disabled prior to the storage device reaching the critical temperature, and

the data is transferred during a time margin before the storage device reaches the critical temperature.

2. The method of claim 1 , wherein the determining comprises determining for the critical temperature an absolute maximum smart temperature AMST for the storage device.

3. The method of claim 2 , wherein the AMST is calculated based on scaling respective maximum temperatures of respective storage device components of the storage device.

4. The method of claim 2 , wherein the AMST is calculated based on the following:

AMST

=

a

0

⁢

T

0

+

a

1

⁢

T

1

+

a

2

⁢

T

2

+

…

+

a

N

⁢

T

N

+

α

where a 0 , a 1 , a 2 . . . a N are constants, T 0 , T 1 , T 2 . . . T N are the respective actual maximum temperatures of the respective storage device components of the storage device, and α is a constant.

5. The method of claim 2 , wherein the disabling the input power occurs when the temperature of the storage device ranges from 70% to 90% of the AMST.

6. The method of claim 2 , wherein the disabling the input power occurs when the temperature of the storage device ranges from 80% to 95% of the AMST.

7. The method of claim 2 , wherein the disabling the input power occurs when a predicted time before reaching the AMST provides a duration for transfer of the data.

8. The method of claim 1 , wherein the powering storage device with auxiliary power comprises powering the storage device with power from power loss protection capacitors.

9. The method of claim 1 , wherein the transferring data comprises transferring the data to a flash media comprising the memory, thereby protecting the data from loss.

10. The method of claim 1 , wherein the disabling input power to the storage device, the powering the storage device with auxiliary power, and the transferring data from a buffer in the storage device to a memory of the storage device protects components of the storage device from over-heating damage while preventing loss of the data.

11. A system for thermal shutdown of a storage device comprising:

a control circuit for controlling the thermal shutdown of the storage device, wherein the control circuit is configured to:

determine that a temperature of the storage device is approaching a critical temperature;

disable input power to the storage device upon determining that the temperature is approaching the critical temperature;

when the input power to the storage device is disabled, power the storage device with auxiliary power; and

under the auxiliary power, transfer data from a buffer in the storage device to a memory of the storage device,

wherein

the input power is disabled prior to the storage device reaching the critical temperature, and

the data is transferred during a time margin before the storage device reaches the critical temperature.

12. The system of claim 11 , wherein the control circuit is configured to determine for the critical temperature an absolute maximum smart temperature AMST for the storage device.

13. The system of claim 12 , wherein the AMST is calculated based on scaling respective maximum temperatures of respective storage device components of the storage device.

14. The system of claim 12 , wherein the AMST is calculated based on the following:

AMST

=

a

0

⁢

T

0

+

a

1

⁢

T

1

+

a

2

⁢

T

2

+

…

+

a

N

⁢

T

N

+

α

where a 0 , a 1 , a 2 . . . a N are constants, T 0 , T 1 , T 2 . . . T N are the respective actual maximum temperatures of the respective storage device components of the storage device, and α is a constant.

15. The system of claim 12 , wherein the control circuit is configured to disable the input power when the temperature of the storage device ranges from 70% to 90% of the AMST.

16. The system of claim 12 , wherein the control circuit is configured to disable the input power when the temperature of the storage device ranges from 80% to 95% of the AMST.

17. The system of claim 12 , wherein the control circuit is configured to disable the input power when a predicted time before reaching the absolute temperature provides a duration for transfer of the data.

18. The system of claim 11 , wherein the control circuit is configured to power the storage device with power from power loss protection capacitors.

19. The system of claim 11 , wherein the control circuit is configured to transfer the data to a flash media comprising the memory, thereby protecting the data from loss.

20. A control for thermal shutdown of a storage device, comprising:

a controller configured to:

determine that a temperature of the storage device is approaching a critical temperature;

disable input power to the storage device upon determining that the temperature is approaching the critical temperature;

when the input power to the storage device is disabled, power the storage device with auxiliary power; and

under the auxiliary power, transfer data from a buffer in the storage device to a memory of the storage device,

wherein

the input power is disabled prior to the storage device reaching the critical temperature, and

the data is transferred during a time margin before the storage device reaches the critical temperature.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2025
From: SK HYNIX MEMORY SOLUTIONS AMERICA INC.
To: SK HYNIX INC.
Reel/Frame 070536/0574 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2024
From: WANG, WENWEI
To: SK HYNIX MEMORY SOLUTIONS AMERICA INC.
Reel/Frame 066086/0320 →
Continuity (1)
Related Publication 20250224881A1 · Jul 10, 2025
References Cited (8)
US 10013194B1 · Yang · 2018 [cited by examiner]
US 20090315665A1 · Hoult · 2009 [cited by examiner]
US 20220300171A1 · Linnen · 2022 [cited by examiner]
US 20230315313A1 · Gunda · 2023 [cited by examiner]
US 20230367377A1 · Vaysman · 2023 [cited by examiner]
US 20230367378A1 · Vaysman · 2023 [cited by examiner]
US 20230367379A1 · Vaysman · 2023 [cited by examiner]
KR 20210069744A · 2021 [cited by examiner]