IP Library › Granted Patent US 12,355,632
Granted Patent B2
US 12,355,632 · App. 18/434,938 · Granted Jul 8, 2025

Dynamic frequency scaling of multi-core processor in wireless communication networks

Inventors: Vishal Murgai (Bangalore, IN); Swaraj Kumar (Bangalore, IN); Srihari Das Sunkada Gopinath (Bangalore, IN); Gihyun Kim (Suwon-si, KR); Hyunho Lee (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H04L41/147G06N5/022H04L41/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,355,632
App. No.
18/434,938
Granted
Jul 8, 2025
Kind
B2
Abstract

The disclosure describes a method and system for dynamic frequency scaling of multi-core processor in wireless communication networks. The method comprising: transmitting, by a network node (NN), core-load data and a plurality of key indicators of each core group of a plurality of core groups in the multi-core processor to a central management entity (CME); receiving, by the NN, a core-load prediction model associated for each core group from the CME; determining, by the NN, an estimated core-load data for each core group using the associated core-load prediction model and determining, by the NN, a maximum estimated core-load data among the estimated core-load data of each core group; and determining, by the NN, an optimum multi-core processor frequency for the network node based on the maximum estimated core-load data.

Claims (48)

1. A method for dynamic frequency scaling of a multi-core processor in a wireless communication network, the method comprising:

transmitting, by a network node, core-load data and a plurality of key indicators of each core group of a plurality of core groups in the multi-core processor to a central management entity (CME);

receiving, by the network node, a core-load prediction model associated for the each core group from the CME in response to the transmission, the core-load prediction model being determined based on the core-load data and the plurality of key indicators of the each core group;

determining, by the network node, an estimated core-load data for the each core group based on the plurality of key indicators of each core group using the associated core-load prediction model;

determining, by the network node, a maximum estimated core-load data among the estimated core-load data of each core group; and

determining, by the network node, a multi-core processor frequency for the network node based on the maximum estimated core-load data.

2. The method as claimed in claim 1 , wherein associated one or more key indicators from the plurality of key indicators of the each core group is determined for predicting future core-load data in the multi-core processor using a feature selection technique in machine learning,

wherein a relationship between the future core-load data for the each core group and the associated one or more key indicators is learned to build the core-load prediction model associated for each core group using a machine learning technique.

3. The method as claimed in claim 1 , wherein prior to determining the estimated core-load data for each core group based on the plurality of key indicators of each core group using the associated core-load prediction model, the method further comprising:

training a core-load and frequency relationship model to be utilized to increase a current processor frequency to an optimum frequency for which the estimated core-load data becomes less than an upper threshold limit, based on the estimated core-load data being above the upper threshold limit and to decrease the current processor frequency to the optimum frequency for which the estimated core-load data remains less than the upper threshold limit, based on the estimated core-load data being below a lower threshold limit.

4. The method as claimed in claim 1 , wherein the each core group of the plurality of core groups in the multi-core processor comprises of one or more processor cores used by an application.

5. The method as claimed in claim 1 , wherein the plurality of key indicators comprise at least one of average core-load data, individual core-load data, a downlink throughput data, an uplink throughput data, an average downlink throughput data, and an average uplink throughput data.

6. The method as claimed in claim 1 , further comprising:

scaling a current multi-core processor frequency of the multi-core processor to the determined multi-core processor frequency.

7. The method as claimed in claim 6 , wherein the scaling the current multi-core processor frequency comprises changing the current multi-core processor frequency in steps of one frequency level each time or by changing the current multi-core processor frequency in steps of multiple frequency levels each time.

8. The method as claimed in claim 1 , further comprising:

detecting an unexpected core-load in at least one of the core group of the plurality of core groups based on at least one of current core-load data, memory buffer data, and network traffic data; and

scaling a current multi-core processor frequency of the multi-core processor to a maximum multi-core processor frequency based on detecting the unexpected core-load.

9. The method as claimed in claim 8 , wherein the unexpected core-load is detected based on at least one of the current core-load data, the memory buffer data, and the network traffic data increasing from a previous value being above an associated specified threshold value.

10. A network node for dynamic frequency scaling of a multi-core processor in a wireless communication network, comprising:

at least one processor comprising processing circuitry; and

a memory communicatively coupled to at least one processor, wherein the memory stores processor-executable instructions, and at least one processor, individually and/or collectively, is configured to:

transmit core-load data and a plurality of key indicators of each core group of a plurality of core groups in the multi-core processor to a central management entity (CME);

receive a core-load prediction model associated for the each core group from the CME in response to the transmission, the core-load prediction model being determined based on the core-load data and the plurality of key indicators of the each core group;

determine an estimated core-load data for the each core group based on the plurality of key indicators of each core group using the associated core-load prediction model;

determine a maximum estimated core-load data among the estimated core-load data of each core group; and

determine a multi-core processor frequency for the network node based on the maximum estimated core-load data.

11. The network node as claimed in claim 10 , wherein:

associated one or more key indicators from the plurality of key indicators of the each core group is determined for predicting future core-load data in the multi-core processor using a feature selection technique in machine learning,

wherein a relationship between the future core-load data for the each core group and the associated one or more key indicators is learned to build the core-load prediction model associated for each core group using a machine learning technique.

12. The network node as claimed in claim 10 , wherein prior to determining the estimated core-load data for each core group based on the plurality of key indicators of each core group using the associated core-load prediction model, the network node is configured to:

train a core-load and frequency relationship model to be utilized to increase a current processor frequency to an optimum processor frequency for which the maximum estimated core-load data becomes less than an upper threshold limit, based on the estimated core-load data being above the upper threshold limit and to decrease the current core group frequency to the optimum core group frequency for which the maximum estimated core-load data remains less than the upper threshold limit, based on the estimated core-load data being below a lower threshold limit.

13. The network node as claimed in claim 10 , wherein the each core group of the plurality of core groups in the multi-core processor comprises of one or more processor cores used by an application.

14. The network node as claimed in claim 10 , wherein the plurality of key indicators comprise at least one of average core-load data, individual core-load data, a downlink throughput data, an uplink throughput data, an average downlink throughput data, and an average uplink throughput data.

15. The network node as claimed in claim 10 , wherein the at least one processor is configured to:

scale a current multi-core processor frequency of the multi-core processor to the determined multi-core processor frequency.

16. The network node as claimed in claim 15 , wherein the scaling the current multi-core processor frequency comprises changing the current multi-core processor frequency in steps of one frequency level each time or by changing the current multi-core processor frequency in steps of multiple frequency levels each time.

17. The network node as claimed in claim 10 , wherein the at least one processor is configured to:

detect an unexpected core-load in at least one of the core group of the plurality of core groups based on at least one of current core-load data, memory buffer data, and network traffic data; and

scale a current multi-core processor frequency of the multi-core processor to a maximum multi-core processor frequency based on detecting the unexpected core-load.

18. The network node as claimed in claim 17 , wherein the unexpected core-load is detected based on at least one of the current core-load data, the memory buffer data, and the network traffic data increasing from a previous value being above an associated specified threshold value.

19. The network node as claimed in claim 17 , wherein the current core-load data of a highest loaded core in the core-group among the plurality of cores in core group is used to decide the multi-core processor frequency.

20. One or more non-transitory computer-readable storage media storing computer-executable instructions that, when executed by at least one processor of a network node, cause the network node to perform operations, the operations comprising:

transmitting core-load data and a plurality of key indicators of each core group of a plurality of core groups in the multi-core processor to a central management entity (CME);

receive a core-load prediction model associated for the each core group from the CME in response to the transmission, the core-load prediction model being determined based on the core-load data and the plurality of key indicators of the each core group;

determining an estimated core-load data for the each core group based on the plurality of key indicators of each core group using the associated core-load prediction model;

determine a maximum estimated core-load data among the estimated core-load data of each core group; and

determining a multi-core processor frequency for the network node based on the maximum estimated core-load data.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2024
From: MURGAI, VISHAL; KUMAR, SWARAJ; SUNKADA GOPINATH, SRIHARI DAS; KIM, GIHYUN; LEE, HYUNHO
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 066400/0125 →
Priority Claims (2)
IN 202341012765 · Feb 24, 2023 · national
IN 202341012765 · Nov 29, 2023 · national
Continuity (2)
Continuation PCTKR2024001606 · Feb 2, 2024
Related Publication 20240291725A1 · Aug 29, 2024
References Cited (20)
US 10542488B1 · Marupaduga · 2020 [cited by examiner]
US 12124883B2 · Wang · 2024 [cited by examiner]
US 12137414B2 · Subramaniam · 2024 [cited by examiner]
US 20170031416A1 · Birke · 2017 [cited by examiner]
US 20170371394A1 · Chan · 2017 [cited by examiner]
US 20180364782A1 · Piga et al. · 2018 [cited by applicant]
US 20190243691A1 · LaBute et al. · 2019 [cited by applicant]
US 20190272002A1 · Seenappa · 2019 [cited by examiner]
US 20190325370A1 · Das et al. · 2019 [cited by applicant]
US 20200403930A1 · Das et al. · 2020 [cited by applicant]
US 20210357255A1 · Mahadik et al. · 2021 [cited by applicant]
US 20220018890A1 · Ryu et al. · 2022 [cited by applicant]
US 20230110930A1 · Kothiwale · 2023 [cited by examiner]
US 20230118253A1 · Murgai · 2023 [cited by examiner]
WO WO2022036712A1 · 2022 [cited by examiner]
WO WO2023063802A1 · 2023 [cited by examiner]
Search Report and Written Opinion dated May 2, 2024 issued in International Patent Application No. PCT/KR2024/001606. [cited by applicant]
Bao et al., “Static and Dynamic Frequency Scaling on Multicore CPUs”, ACM Transactions onArchitecture and Code Optimization, vol. 13, Issue 4, Dec. 28, 2016, 26 pages. [cited by applicant]
Chen et al., “Learning-Directed Dynamic Voltage and Frequency Scaling Scheme with Adjustable Performance for Single-Core and Multi-Core Embedded and Mobile Systems”, Sensors 2018, 18(9), Sep. 12, 2018, 25 pages. [cited by applicant]
Fan et al., “Predictable GPUs Frequency Scaling for Energy and Performance”, In48th International Conference on Parallel Processing (ICPP 2019), Aug. 8, 2019, 11 pages. [cited by applicant]