IP Library Granted Patent US 12,015,381
Granted Patent B2
US 12,015,381 · App. 18/450,123 · Granted Jun 18, 2024

Methods and apparatus for driver calibration

Inventor: Seiji Takeuchi (Hashima, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H03F1/30G03B13/36G05F3/24H02P25/034H03F3/45H03F2200/453H03M1/1009
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,015,381
App. No.
18/450,123
Granted
Jun 18, 2024
Kind
B2
Abstract

Driver circuits, systems for driving actuators, and imaging systems with actuators. The driver circuit includes a current comparator circuit, a driver, and a replica circuit. The current comparator circuit includes a first node having a first voltage. The current comparator circuit also includes a second node having a second voltage. The driver includes a first terminal responsive to the second voltage. The driver also includes a second terminal connected to a reference voltage. The replica circuit includes a third terminal connected to the first node. The replica circuit also includes a fourth terminal connected to the second terminal of the driver. The replica circuit also includes a fifth terminal connected to the first terminal of the driver.

Claims (54)

1. A circuit, comprising:

a current comparator circuit including:

a first node having a first voltage, and

a second node having a second voltage;

a driver including:

a first terminal responsive to the second voltage, and

a second terminal connected to a reference voltage; and

a replica circuit including:

a third terminal connected to the first node,

a fourth terminal connected to the second terminal of the driver, and

a fifth terminal connected to the first terminal of the driver.

2. The circuit of claim 1 , wherein the replica circuit is configured to generate a replica current that is proportional to a drive current of the driver.

3. The circuit of claim 1 , wherein the current comparator circuit further includes a first transistor and a second transistor connected in series with each other.

4. The circuit of claim 3 , wherein the first node is located between the first transistor and the second transistor.

5. The circuit of claim 3 , wherein the replica circuit further includes a third transistor, and wherein the second node is located between the second transistor and the third transistor.

6. The circuit of claim 1 , wherein the replica circuit further includes a transistor having a drain terminal, a source terminal, a gate terminal, wherein the third terminal is the drain terminal, wherein the fourth terminal is the source terminal, and wherein the fifth terminal is the gate terminal.

7. The circuit of claim 1 , wherein the replica circuit further includes a transistor and the third terminal is a drain terminal, the fourth terminal is a source terminal, and the fifth terminal is a gate terminal.

8. A system, comprising:

an actuator; and

a control circuit configured to control the actuator and including:

a current comparator circuit including:

a first node having a first voltage, and

a second node having a second voltage,

a driver including:

a first terminal responsive to the second voltage, and

a second terminal connected to a reference voltage, and

a replica circuit including:

a third terminal connected to the first node,

a fourth terminal connected to the second terminal of the driver, and

a fifth terminal connected to the first terminal of the driver.

9. The system of claim 8 , wherein the replica circuit is configured to generate a replica current that is proportional to a drive current of the driver.

10. The system of claim 8 , wherein the current comparator circuit further includes a first transistor and a second transistor connected in series with each other.

11. The system of claim 10 , wherein the first node is located between the first transistor and the second transistor.

12. The system of claim 10 , wherein the replica circuit further includes a third transistor, and wherein the second node is located between the second transistor and the third transistor.

13. The system of claim 8 , wherein the current comparator circuit is configured to generate a comparator output voltage at the second node.

14. The system of claim 8 , wherein the replica circuit further includes a transistor having a drain terminal, a source terminal, a gate terminal, wherein the third terminal is the drain terminal, wherein the fourth terminal is the source terminal, and wherein the fifth terminal is the gate terminal.

15. An imaging system, comprising:

a lens;

an actuator configured to adjust a position of the lens;

a current comparator circuit including:

a first node having a first voltage, and

a second node having a second voltage;

a driver configured to control the actuator and including:

a first terminal responsive to the second voltage, and

a second terminal connected to a reference voltage; and

a replica circuit including:

a third terminal connected to the first node,

a fourth terminal connected to the second terminal of the driver, and

a fifth terminal connected to the first terminal of the driver.

16. The imaging system of claim 15 , wherein the replica circuit is configured to generate a replica current that is proportional to a drive current of the driver.

17. The imaging system of claim 15 , wherein the current comparator circuit further includes a first transistor and a second transistor connected in series with each other.

18. The imaging system of claim 17 , wherein the first node is located between the first transistor and the second transistor.

19. The imaging system of claim 17 , wherein the replica circuit further includes a third transistor, and wherein the second node is located between the second transistor and the third transistor.

20. The imaging system of claim 15 , wherein the current comparator circuit is configured to generate a comparator output voltage at the second node.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2023
From: TAKEUCHI, SEIJI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 064595/0776 →
Continuity (3)
Division 16848240 · Apr 14, 2020
Continuation 16002179 · Jun 7, 2018
Related Publication 20230387865A1 · Nov 30, 2023