IP Library › Granted Patent US 12,352,803
Granted Patent B2
US 12,352,803 · App. 18/456,010 · Granted Jul 8, 2025

Device for and method of frequency testing printed circuit board under thermal stress

Inventors: Mark Ryan Northrup (Marana, AZ); Andrew Ryan Rodack (Tucson, AZ); Matthew E. Riley (Tucson, AZ); Maxwell John Hamilton (Marana, AZ)
Assignee: Raytheon Company
G01R31/2817
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,352,803
App. No.
18/456,010
Granted
Jul 8, 2025
Kind
B2
Abstract

A printed circuit board (PCB) test system and method including temperature chamber including at least one slot to accommodate at least one PCB test coupon, input bus connected to inputs of the at least one slot, and output bus connected to outputs of the at least one slot, wherein temperature chamber is configured to apply a temperature to the at least one PCB test coupon; signal generator including output bus connected to the input bus of the at least one slot, frequency meter including an input bus connected to the output bus of the at least one slot and an output bus, and a comparator connected to the output bus of the signal generator and the output bus of the frequency meter for comparing corresponding outputs of the signal generator and the frequency meter.

Claims (35)

1. A printed circuit board (PCB) test system, comprising:

a temperature chamber comprising;

at least one slot to accommodate at least one PCB test coupon;

an input bus connected to inputs of the at least one slot; and

an output bus connected to outputs of the at least one slot, wherein the temperature chamber is configured to apply a temperature to the at least one PCB test coupon;

a signal generator comprising an output bus connected to the input bus of the at least one slot;

a frequency meter comprising an input bus connected to the output bus of the at least one slot and an output bus; and

a comparator connected to the output bus of the signal generator and the output bus of the frequency meter for comparing corresponding outputs of the signal generator and the frequency meter and determining acceptability of at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

2. The PCB test system of claim 1 , wherein the at least one PCB test coupon comprises at least one circuit board configuration present on the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

3. The PCB test system of claim 1 , wherein the at least one PCB fabricated with, and separated from, the at least one PCB test coupon comprises a single-sided PCB, a double-sided PCB, and/or a multi-conductive-layer PCB.

4. The PCB test system of claim 2 , wherein the at least one circuit board configuration comprises at least one layer of conductive traces, conductively plated holes/vias, laminate materials, conductive pastes, dielectric materials, solder, conductive polymer, paste, graphite, adhesive materials, and/or at least one waveguide.

5. The PCB test system of claim 4 , wherein the conductively plated holes/vias comprise through holes/vias, blind holes/vias, buried holes/vias, stacked holes/vias, staggered holes/vias, and/or micro holes/vias.

6. The PCB test system of claim 1 , wherein the at least one PCB test coupon comprises all unique circuit board configurations present on the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

7. The PCB test system of claim 1 , wherein the temperature chamber is configured to apply a temperature in a range of approximately 260° C. to 400° C.

8. The PCB test system of claim 1 , wherein the temperature chamber is configured to apply a temperature in a range of approximately −55° C. to 100° C.

9. The PCB test system of claim 1 , wherein the comparator is configured to determine acceptability of the at least one PCB fabricated with, and separated from, the at least one PCB test coupon when the comparison between corresponding outputs of the signal generator and the frequency meter is not more that 1%, 5%, and/or 10%, depending on a precision of the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

10. The PCB test system of claim 1 , wherein the signal generator outputs at least one discrete signal or a ramped signal in a frequency range of 1 Hz to 1 Terahertz (THz).

11. A method of determining acceptability of at least one printed circuit board (PCB), comprising:

establishing a temperature of the at least one PCB by a temperature chamber comprising:

at least one slot to accommodate at least one PCB test coupon, wherein the at least one PCB test coupon is fabricated with, and separated from, the at least one PCB;

an input bus connected to inputs of the at least one slot; and

an output bus connected to outputs of the at least one slot;

providing at least one signal to the input bus of the at least one slot by a signal generator comprising an output bus;

measuring the output bus of the at least one slot by a frequency meter comprising an input bus connected to the output bus of the at least one slot and an output bus;

comparing corresponding outputs of the output bus of the signal generator and the output bus of the frequency meter by a comparator; and

determining acceptability of the at least one PCB fabricated with, and separated from, the at least one PCB test coupon based on the comparison of the comparator.

12. The method of claim 11 , wherein the at least one PCB test coupon comprises at least one circuit board configuration present on the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

13. The method of claim 11 , wherein the at least one PCB fabricated with, and separated from, the at least one PCB test coupon comprises a single-sided PCB, a double-sided PCB, and/or a multi-conductive-layer PCB.

14. The method of claim 12 , wherein the at least one circuit board configuration comprises at least one layer of conductive traces, conductively plated holes/vias, laminate materials, conductive pastes, dielectric materials, solder, conductive polymer, paste, graphite, adhesive materials, and/or at least one waveguide.

15. The method of claim 14 , wherein the conductively plated holes/vias comprise through holes/vias, blind holes/vias, buried holes/vias, stacked holes/vias, staggered holes/vias, and/or micro holes/vias.

16. The method of claim 11 , wherein the at least one PCB test coupon comprises all unique circuit board configurations present on the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

17. The method of claim 11 , wherein the temperature chamber applies a temperature in a range of approximately 260° C. to 400° C.

18. The method of claim 11 , wherein the temperature chamber applies a temperature in a range of approximately −55° C. to −100° C.

19. The method of claim 11 , wherein the comparator further determines acceptability of at least one PCB fabricated with, and separated from, the at least one PCB test coupon when the comparison between corresponding outputs of the signal generator and the frequency meter is not more that 1%, 5%, and/or 10%, depending on a precision of the at least one PCB fabricated with, and separated from, the at least one PCB test coupon.

20. The method of claim 11 , wherein the signal generator outputs at least one discrete signal or a ramped signal in a frequency range of 1 Hz to 1 Terahertz (THz).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2023
From: NORTHRUP, MARK R.; RODACK, ANDREW; RILEY, MATTHEW E.; HAMILTON, MAXWELL JOHN
To: RAYTHEON COMPANY
Reel/Frame 064717/0948 →
Continuity (1)
Related Publication 20250067792A1 · Feb 27, 2025
References Cited (15)
US 5172063A · Munikoti · 1992 [cited by examiner]
US 5392219A · Birch · 1995 [cited by examiner]
US 5451885A · Birch et al. · 1995 [cited by applicant]
US 5659483A · Rhodes et al. · 1997 [cited by applicant]
US 5701667A · Birch et al. · 1997 [cited by applicant]
US 7129732B1 · Knadle · 2006 [cited by applicant]
US 7287903B2 · Estes et al. · 2007 [cited by applicant]
US 7596862B2 · Egitto et al. · 2009 [cited by applicant]
US 10379153B1 · Neves · 2019 [cited by examiner]
US 11081406B2 · Williamson · 2021 [cited by examiner]
US 12163996B2 · Bixenman · 2024 [cited by examiner]
US 20210059055A1 · Koul et al. · 2021 [cited by applicant]
CA 2042869 · 1995 [cited by applicant]
“International Application Serial No. PCT US2024 043089, International Search Report mailed Nov. 15, 2024”, 4 pgs. [cited by applicant]
“International Application Serial No. PCT US2024 043089, Written Opinion mailed Nov. 15, 2024”, 4 pgs. [cited by applicant]