IP Library Granted Patent US 12,453,201
Granted Patent B2
US 12,453,201 · App. 18/490,465 · Granted Oct 21, 2025

Solid-state image pickup device, method of manufacturing solid-state image pickup device, and electronic apparatus

Inventors: Ryosuke Nakamura (Kanagawa, JP); Fumihiko Koga (Kanagawa, JP); Taiichiro Watanabe (Kanagawa, JP)
Assignee: Sony Group Corporation
H10F39/80373G01J1/44H10F39/014H10F39/18H10F39/182H10F39/1825H10F39/199H10F39/8023H10F39/8033H10F39/8037H10F39/8053H10F39/8063H10F39/811H10F39/812H10F39/813G01J2001/448
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,453,201
App. No.
18/490,465
Granted
Oct 21, 2025
Kind
B2
Abstract

There is provided a solid-state image pickup device including: a semiconductor substrate; a photodiode formed in the semiconductor substrate; a transistor having a gate electrode part or all of which is embedded in the semiconductor substrate, the transistor being configured to read a signal electric charge from the photodiode via the gate electrode; and an electric charge transfer layer provided between the gate electrode and the photodiode.

Claims (38)

1. A light detecting device, comprising:

a semiconductor substrate including a first surface side and a second surface side opposite the first surface side;

a first photoelectric conversion region disposed in the semiconductor substrate;

a floating diffusion region disposed in the semiconductor substrate;

a gate electrode configured to transfer a charge from the first photoelectric conversion region to the floating diffusion region, wherein the gate electrode includes a first part disposed in the semiconductor substrate and a second part on the first surface side of the semiconductor substrate; and

a first semiconductor region disposed in the semiconductor substrate and disposed between the first part of the gate electrode and the first photoelectric conversion region such that, in a plan view, a part of the first semiconductor region overlaps with the first part of the gate electrode,

wherein the first semiconductor region has a first width and the first photoelectric conversion region has a second width larger than the first width,

wherein the first width is an entire width of the first semiconductor region in a first direction and the second width is an entire width of the first photoelectric conversion region in the first direction, and

wherein the first semiconductor region has a conductivity type that is the same as a conductivity type of the first photoelectric conversion region.

2. The light detecting device according to claim 1 , wherein the first part of the gate electrode is disposed in a concave section of the semiconductor substrate, and wherein the first semiconductor region is self-aligned with the concave section.

3. The light detecting device according to claim 1 , further comprising a gate insulating film between the gate electrode and the first photoelectric conversion region.

4. The light detecting device according to claim 1 , further comprising:

a second photoelectric conversion region, wherein the first photoelectric conversion region is formed at a first depth in the semiconductor substrate and the second photoelectric conversion region is formed at a second depth in the semiconductor substrate and overlaps with the first photoelectric conversion region, and wherein the first photoelectric conversion region at the first depth is closer to a light receiving surface of the semiconductor substrate than the second photoelectric conversion region at the second depth.

5. The light detecting device according to claim 1 , wherein the gate electrode fills a concave section in the semiconductor substrate.

6. The light detecting device according to claim 1 , further comprising a second semiconductor region between the first semiconductor region and the first photoelectric conversion region.

7. The light detecting device according to claim 6 , wherein the second semiconductor region has different conductivity type than the first semiconductor region.

8. The light detecting device according to claim 6 , wherein the first part of the gate electrode is disposed in a concave section of the semiconductor substrate, and wherein the second semiconductor region is self-aligned with the concave section.

9. The light detecting device according to claim 1 , wherein the floating diffusion region is disposed in a surface of the semiconductor substrate opposite a light receiving surface of the semiconductor substrate.

10. An electronic apparatus, comprising:

a signal processing circuit; and

a light detecting device, comprising:

a semiconductor substrate including a first surface side and a second surface side opposite the first surface side;

a first photoelectric conversion region disposed in the semiconductor substrate;

a floating diffusion region disposed in the semiconductor substrate;

a gate electrode configured to transfer a charge from the first photoelectric conversion region to the floating diffusion region, wherein the gate electrode includes a first part disposed in the semiconductor substrate and a second part on the first surface side of the semiconductor substrate; and

a first semiconductor region disposed in the semiconductor substrate and disposed between the first part of the gate electrode and the first photoelectric conversion region such that, in a plan view, a part of the first semiconductor region overlaps with the first part of the gate electrode,

wherein the first semiconductor region has a first width and the first photoelectric conversion region has a second width larger than the first width,

wherein the first width is an entire width of the first semiconductor region in a first direction and the second width is an entire width of the first photoelectric conversion region in the first direction, and

wherein the first semiconductor region has a conductivity type that is the same as a conductivity type of the first photoelectric conversion region.

11. The electronic apparatus according to claim 10 , wherein the first part of the gate electrode is disposed in a concave section of the semiconductor substrate, and wherein the first semiconductor region is self-aligned with the concave section.

12. The electronic apparatus according to claim 10 , further comprising a gate insulating film between the gate electrode and the first photoelectric conversion region.

13. The electronic apparatus according to claim 10 , further comprising:

a second photoelectric conversion region, wherein the first photoelectric conversion region is formed at a first depth in the semiconductor substrate and the second photoelectric conversion region is formed at a second depth in the semiconductor substrate and overlaps with the first photoelectric conversion region, and wherein the first photoelectric conversion region at the first depth is closer to a light receiving surface of the semiconductor substrate than the second photoelectric conversion region at the second depth.

14. The electronic apparatus according to claim 10 , wherein the gate electrode fills a concave section in the semiconductor substrate.

15. The electronic apparatus according to claim 10 , further comprising a second semiconductor region between the first semiconductor region and the first photoelectric conversion region.

16. The electronic apparatus according to claim 15 , wherein the second semiconductor region has different conductivity type than the first semiconductor region.

17. The electronic apparatus according to claim 15 , wherein the first part of the gate electrode is disposed in a concave section of the semiconductor substrate, and wherein the second semiconductor region is self-aligned with the concave section.

18. The electronic apparatus according to claim 10 , wherein the floating diffusion region is disposed in a surface of the semiconductor substrate opposite a light receiving surface of the semiconductor substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2023
From: NAKAMURA, RYOSUKE; KOGA, FUMIHIKO; WATANABE, TAIICHIRO
To: SONY CORPORATION
Reel/Frame 065291/0147 →
CHANGE OF NAME Recorded Oct 19, 2023
From: SONY CORPORATION
To: SONY GROUP CORPORATION
Reel/Frame 065291/0274 →
Priority Claims (1)
JP 2013-104000 · May 16, 2013 · national
Continuity (6)
Continuation 17751331 · May 23, 2022
Continuation 16728195 · Dec 27, 2019
Continuation 15448247 · Mar 2, 2017
Continuation 15087733 · Mar 31, 2016
Continuation 14889552
Related Publication 20240047490A1 · Feb 8, 2024
References Cited (43)
US 9620539B2 · Nakamura et al. · 2017 [cited by applicant]
US 9634047B2 · Nakamura et al. · 2017 [cited by applicant]
US 10553629B2 · Nakamura et al. · 2020 [cited by applicant]
US 11424277B2 · Nakamura et al. · 2022 [cited by applicant]
US 20080083940A1 · Ezaki et al. · 2008 [cited by applicant]
US 20090303371A1 · Watanabe · 2009 [cited by examiner]
US 20100117126A1 · Takahashi · 2010 [cited by applicant]
US 20110079832A1 · Masagaki et al. · 2011 [cited by applicant]
US 20110181749A1 · Yamada · 2011 [cited by applicant]
US 20120242875A1 · Nakamura · 2012 [cited by applicant]
US 20150325606A1 · Togashi · 2015 [cited by applicant]
US 20220352222A1 · Nakamura et al. · 2022 [cited by applicant]
CN 102693989 · 2006 [cited by applicant]
CN 101609837 · 2009 [cited by applicant]
JP 2009295937 · 2009 [cited by applicant]
JP 2010114273 · 2010 [cited by applicant]
JP 2010114274 · 2010 [cited by applicant]
JP 2010114324 · 2010 [cited by applicant]
JP 2012199489 · 2012 [cited by applicant]
JP 2013021169 · 2013 [cited by applicant]
JP 2013041875 · 2013 [cited by applicant]
KR 1020090127828 · 2009 [cited by applicant]
KR 1020120030511 · 2012 [cited by applicant]
International Search Report and Written Opinion for International (PCT) Patent Application No. PCT/JP2014/002458, dated Jul. 30, 2014, 8 pages. [cited by applicant]
Official Action (no English translation available) for Japanese Patent Application No. 2013-104000 mailed Jan. 31, 2017, 21 pages. [cited by applicant]
Official Action (no English translation available) for Japanese Patent Application No. 2013-104000 mailed May 2, 2017, 8 pages. [cited by applicant]
Official Action (with English translation) for Chinese Patent Application No. 2017-10051033.2 mailed Oct. 17, 2017, 20 pages. [cited by applicant]
Official Action (with English translation) for Chinese Patent Application No. 201480011582.1 mailed Jan. 2, 2018 15 pages. [cited by applicant]
Official Action (no English translation) available) for Korea Patent Application No. 10-2015-7021297, dated Apr. 1, 2021, 7 pages. [cited by applicant]
Official Action for U.S. Appl. No. 14/889,552, dated Jun. 16, 2016, 7 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 14/889,552, dated Nov. 22, 2016, 5 pages. [cited by applicant]
Official Action for U.S. Appl. No. 15/087,733, dated Jun. 16, 2016, 8 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 15/087,733, dated Dec. 14, 2016, 7 pages. [cited by applicant]
Official Action for U.S. Appl. No. 15/448,247, dated May 30, 2018, 9 pages. [cited by applicant]
Official Action for U.S. Appl. No. 15/448,247, dated Dec. 11, 2018, 6 pages. [cited by applicant]
Official Action for U.S. Appl. No. 15/448,247, dated Mar. 26, 2019, 7 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 15/448,247, dated Sep. 19, 2019, 5 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/728,195, dated Apr. 14, 2021, 7 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/728,195, dated Sep. 10, 2021, 8 pages. [cited by applicant]
Official Action for U.S. Appl. No. 16/728,195, dated Dec. 21, 2021, 7 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 16/728,195, dated Apr. 19, 2022, 6 pages. [cited by applicant]
Official Action for U.S. Appl. No. 17/751,331, dated Feb. 2, 2023, 7 pages. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/751,331, dated Aug. 9, 2023, 5 pages. [cited by applicant]