IP Library › Granted Patent US 12,323,614
Granted Patent B2
US 12,323,614 · App. 18/527,169 · Granted Jun 3, 2025

Image coding/decoding method, coder, decoder, and storage medium

Inventors: Junyan Huo (Guangdong, CN); Yanzhuo Ma (Guangdong, CN); Shuai Wan (Guangdong, CN); Wei Zhang (Guangdong, CN); Fuzheng Yang (Guangdong, CN); Haixin Wang (Guangdong, CN); Yu Sun (Guangdong, CN)
Assignee: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., LTD.
H04N19/50H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,323,614
App. No.
18/527,169
Granted
Jun 3, 2025
Kind
B2
Abstract

Provided are a picture encoding and decoding method, an encoder, a decoder and a storage medium. The decoder decodes a bitstream to obtain a size, a coding mode, and residuals of a current block; when the coding mode of the current block is an MIP mode, calculates a second offset based on the size of the current block, a first offset and reconstructed values of adjacent pixels corresponding to the current block; determines a first prediction value of the current block according to the second offset; and determines a reconstructed value of the current block based on the first prediction value.

Claims (48)

1. A picture decoding method, applicable to a decoder, the method comprising:

decoding a bitstream to obtain a size, a coding mode, and residuals of a current block;

when the coding mode of the current block is a Matrix-based Intra Prediction (MIP) mode,

determining a value of a MIP block size index number corresponding to the current block according to the size of the current block;

determining a first offset for calculating a second offset;

calculating the second offset based on the MIP block size index number, the first offset and reconstructed values of adjacent pixels corresponding to the current block;

determining a first prediction value of the current block according to the second offset; and

determining a reconstructed value of the current block based on the first prediction value.

2. The method of claim 1 , further comprising:

calculating a second prediction value of a pixel at a preset position in the current block through the second offset, wherein the preset position is a particular position in the current block; and

performing linear interpolation on the second prediction value to obtain first prediction values in the current block.

3. The method of claim 1 , wherein the first offset is a constant.

4. A picture encoding method, applicable to an encoder, the method comprising:

determining a size of a current block;

when encoding the current block by using a Matrix-based Intra Prediction (MIP) mode,

determining a value of a MIP block size index number corresponding to the current block according to the size of the current block;

determining a first offset for calculating a second offset;

calculating the second offset based on the MIP block size index number, the first offset and reconstructed values of adjacent pixels corresponding to the current block;

determining a first prediction value of the current block according to the second offset; and

encoding the current block based on the first prediction value.

5. The method of claim 4 , further comprising:

calculating a second prediction value of a pixel at a preset position in the current block through the second offset, wherein the preset position is a particular position in the current block; and

performing linear interpolation on the second prediction value to obtain first prediction values in the current block.

6. The method of claim 4 , wherein the first offset is a constant.

7. An encoder, comprising: a first processor, a first memory configured to store instructions executable by the first processor, a first communication interface, and a first bus configured to connect the first processor, the first memory and the first communication interface, wherein the first processor is configured to, when executing the instructions, perform steps of:

determining a size of a current block;

when encoding the current block by using a Matrix-based Intra Prediction (MIP) mode,

determining a value of a MIP block size index number corresponding to the current block according to the size of the current block;

determining a first offset for calculating a second offset;

calculating the second offset based on the MIP block size index number, the first offset and reconstructed values of adjacent pixels corresponding to the current block;

determining a first prediction value of the current block according to the second offset; and

encoding the current block based on the first prediction value.

8. The encoder of claim 7 , wherein the first processor is configured to, when executing the instructions, further perform steps of:

calculating a second prediction value of a pixel at a preset position in the current block through the second offset, wherein the preset position is a particular position in the current block; and

performing linear interpolation on the second prediction value to obtain first prediction values in the current block.

9. The encoder of claim 7 , wherein the first offset is a constant.

10. A decoder, comprising: a second processor, a second memory configured to store instructions executable by the second processor, a second communication interface, and a second bus configured to connect the second processor, the second memory and the second communication interface, wherein the second processor is configured to, when executing the instructions, perform steps of:

decoding a bitstream to obtain a size, a coding mode, and residuals of a current block;

when the coding mode of the current block is a Matrix-based Intra Prediction (MIP) mode,

determining a value of a MIP block size index number corresponding to the current block according to the size of the current block;

determining a first offset for calculating a second offset;

calculating the second offset based on the MIP block size index number, the first offset and reconstructed values of adjacent pixels corresponding to the current block;

determining a first prediction value of the current block according to the second offset; and

determining a reconstructed value of the current block based on the first prediction value.

11. The decoder of claim 10 , wherein the second processor is configured to, when executing the instructions, further perform steps of:

calculating a second prediction value of a pixel at a preset position in the current block through the second offset, wherein the preset position is a particular position in the current block; and

performing linear interpolation on the second prediction value to obtain first prediction values in the current block.

12. The decoder of claim 10 , wherein the first offset is a constant.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2023
From: HUO, JUNYAN; MA, YANZHUO; WAN, SHUAI; ZHANG, WEI; YANG, FUZHENG; WANG, HAIXIN; SUN, YU
To: GUANGDONG OPPO MOBILE TELECOMMUNICATIONS CORP., LTD.
Reel/Frame 065740/0398 →
Continuity (4)
Continuation 17463146 · Aug 31, 2021
Continuation 17230769 · Apr 14, 2021
Continuation PCTCN2019107612 · Sep 24, 2019
Related Publication 20240107050A1 · Mar 28, 2024
References Cited (60)
US 20160227251A1 · Lee et al. · 2016 [cited by applicant]
US 20180309995A1 · He et al. · 2018 [cited by applicant]
US 20190068989A1 · Lee · 2019 [cited by applicant]
US 20200252654A1 · Su · 2020 [cited by examiner]
US 20210084308A1 · Yasugi et al. · 2021 [cited by applicant]
CN 102934430A · 2013 [cited by applicant]
CN 107079165A · 2017 [cited by applicant]
CN 108702509A · 2018 [cited by applicant]
CN 109792520A · 2019 [cited by applicant]
CN 109804624A · 2019 [cited by applicant]
JP 2018098589A · 2018 [cited by applicant]
JP 2021048485A · 2021 [cited by applicant]
KR 102602418B1 · 2023 [cited by applicant]
RU 2586029C1 · 2016 [cited by applicant]
WO 2014052806A1 · 2014 [cited by applicant]
WO 2017209328A1 · 2017 [cited by applicant]
WO 2018066958A1 · 2018 [cited by applicant]
WO 2018134362A1 · 2018 [cited by applicant]
WO 2021040941A1 · 2021 [cited by applicant]
Examination report for European application No. 19946790.3 Issued Nov. 21, 2023, 6 Pages. [cited by applicant]
Kenji Kondo et al: “CE3-2: On rounding shift of MIP” ; JVET-P0056-v1; Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 16th Meeting: Geneva, CH, Oct. 1-11, 2019, 4 Pages. [cited by applicant]
Written Opinion mailed Jun. 23, 2020 in Application No. PCT/CN2019/107612 with translation, 7 pages. [cited by applicant]
Notice of Allowance for Japanese Application No. 2021-532342 issued Mar. 1, 2024. 5 pages with English translation. [cited by applicant]
First Written Opinion for Singaporean Application No. 11202103997T issued Mar. 11, 2024. 9 pages. [cited by applicant]
First Substantive Examination Requirement of the Mexican application No. MX/a/2021/005546, issued on May 9, 2024. 5 pages with English translation. [cited by applicant]
Geert Van der Auwera, et al. “Description of Core Experiment 3 (CE3): Intra Prediction and Mode Coding”Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, JVET-02023-v1; 15th Meeting: Goth… [cited by applicant]
Hearing notice of Indian application No. 202127017826 issued on Jun. 24, 2024, 2 pages. [cited by applicant]
Second office action of Israeli application No. 282280 issued on Jun. 25, 2024, 3 pages. [cited by applicant]
Notice of Allowance issued Jun. 23, 2021 of U.S. Appl. No. 17/230,769, filed Apr. 14, 2021. [cited by applicant]
“International Search Report”, of PCT/CN2019/107612, mailed Jun. 23, 2020, 5 pages. [cited by applicant]
Salehifar, Mehdi , et al., “CE3 Related: Low Memory and Computational Complexity Matrix Based Intra Prediction (MIP)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP3 and ISO/IEC JTC 1/SC 29/WG 11 15th Meeting: Gothe… [cited by applicant]
Bross, B. et al. “Versatile Video Coding (Draft 6)” JVET-O2001-vE; Jul. 3-12, 2019. 456 pages. [cited by applicant]
First Office Action for Russian Application No. 2021113334 issued Sep. 17, 2021. 9 pages with English translation. [cited by applicant]
Fraunhofer HHI “CE3: Affine linear weighted intra prediction (CE3-4.1, CE3-4.2)” JVET-N0217; Mar. 19-27, 2019. 29 pages. [cited by applicant]
Fraunhofer HHI et al. “Non-CE3: Simplifications of MIP” JVET-O0925-r3; Jul. 3-12, 2019. 4 pages. [cited by applicant]
Bross, B. et al. “Versatile Video Coding (Draft 5)” JVET-N1001-v7; Geneva, CH, Mar. 19-27, 2019. 383 pages. [cited by applicant]
Examination Report No. 1 for Australian Application No. 2019467372 issued Nov. 24, 2021. 2 pages. [cited by applicant]
Extended European Search Report for European Application No. 19946790.3 issued Jan. 20, 2022. 10 pages. [cited by applicant]
Huo, J. et al. “Non-CE3: Fixed downshifting for 8-bit MIP” JVET-O1127-v1; Gothenburg, SE, Jul. 3-12, 2019. 5 pages. [cited by applicant]
Huo, J. et al. “Non-CE3: Unification of shifting for MIP mode” JVET-OO323-v2; Jul. 3-12, 2019; Gothenburg, SE. 4 pages. [cited by applicant]
Huo, J. et al. “On fixed sW and fO in MIP” JVET-Q0450-v2; Jan. 7-17, 2020; Brussels, BE. 5 pages. [cited by applicant]
JVET “Test Model 5 of Versatile Video Coding (VTM 5)” ISO/IEC JTC1/SC29/WVG11 N18371; Mar. 2019; Geneva, CH. 77 pages. [cited by applicant]
First Examination Report of the Indian application No. 202127017826, issued on Apr. 29, 2022. 7 pages with English Translation. [cited by applicant]
First Office Action for Chinese Application No. 202110629410.2 issued Sep. 28, 2022. 18 pages with English translation. [cited by applicant]
Huo, J. et al. “Non-CE3: Fixed downshifting for 8-bit MIP” JVET-O1127-v2; JVET of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11; 15th Meeting; Gothenburg, SE; Jul. 3-12, 2019. 6 pages. [cited by applicant]
Notice of Reasons for Refusal for Japanese Application No. 2021-532342 issued Aug. 2, 2022. 8 pages with English translation. [cited by applicant]
Pfaff, J. et al. “8-bit implementation and simplification of MIP” JVET-O0084; JVET of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11; 15th Meeting; Gothenburg, SE; Jul. 3-12, 2019. 3 pages. [cited by applicant]
Pfaff, J. et al. “8-bit implementation and simplification of MIP” JVET-O0084-R2; JVET of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11; 15th Meeting; Gothenburg, SE; Jul. 3-12, 2019. 8 pages. [cited by applicant]
Yun, Z. et al. “Study on the Development of Video Coding Standard VVC” Content Production & Broadcasting; 2018, vol. 45, No. 9, 15 pages with English translation. [cited by applicant]
Japanese Patent Application No. 2021-532342 Second Office Action Mailed Mar. 3, 2023, pp. 1-8. [cited by applicant]
Korean Application No. 10-2021-7015292 First Office Action Mailed Mar. 24, 2023, pp. 1-11. [cited by applicant]
First Office Action of the Malaysia application No. PI2021002052, issued on Aug. 4, 2023. 2 pages. [cited by applicant]
First Office Action of the Vietnam application No. 1-2021-02392, issued on Aug. 14, 2023. 4 pages with English translation. [cited by applicant]
First Office Action of the Israel application No. 282280, issued on Jul. 16, 2023. 4 pages. [cited by applicant]
Decision of Rejection of the Japanese application No. 2021-532342, issued on Sep. 15, 2023. 6 pages with English translation. [cited by applicant]
Non Final Rejection for U.S. Appl. No. 17/463,146, mailed May 4, 2021. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/463,146, mailed Sep. 21, 2021. [cited by applicant]
The first office action for Korean Application No. 10-2023-7038224 issued Sep. 27, 2024. 8 pages with English translation. [cited by applicant]
The first office action for Korean Application No. 10-2023-7038239 issued Sep. 27, 2024. 8 pages with English translation. [cited by applicant]
Office Action dated Mar. 24, 2025 for European Patent Application No. 19946790.3, 6 pages. [cited by applicant]