IP Library › Granted Patent US 12,627,540
Granted Patent B2
US 12,627,540 · App. 18/551,660 · Granted May 12, 2026

Connecting circuit and communication interface

Inventors: Tadashi Minotani (Tokyo, JP); Toshiki Kishi (Tokyo, JP); Masatoshi Tobayashi (Yokohama, JP); Yoshikazu Urabe (Yokoyama, JP)
Assignees: NTT, INC.; NTT INNOVATIVE DEVICES CORPORATION
H04L25/06H04L25/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,627,540
App. No.
18/551,660
Granted
May 12, 2026
Kind
B2
Abstract

An embodiment is a connecting circuit connected to the preceding stage of a transmission circuit and configured to receive a data signal includes an initial voltage value holding circuit, and a terminating load connected in series with the initial voltage value holding circuit. The initial voltage value holding circuit outputs, to the terminating load, an initial voltage value obtained when no data signal is input, and sets both ends of the terminating load at the same potential by a DC component.

Claims (33)

1 . A connecting circuit connected to a preceding stage of a transmission circuit to which a data signal is input, the connecting circuit comprising:

an initial voltage value holding circuit; and

a terminating load connected in series with the initial voltage value holding circuit,

wherein the initial voltage value holding circuit is configured to output, to the terminating load, an initial voltage value obtained when the data signal is not input, and sets both ends of the terminating load at the same potential in terms of a DC component.

2 . The connecting circuit according to claim 1 , wherein the initial voltage value holding circuit includes:

a frame detection circuit configured to detect an input of the data signal and output a frame detection signal;

a signal delay circuit configured to delay the data signal;

a sample-and-hold circuit configured to receive the data signal delayed by the signal delay circuit, detect the initial voltage value obtained when the data signal is not input, hold the initial voltage value in response to the input of the frame detection signal, and output the initial voltage value; and

a voltage maintenance circuit configured to output the initial voltage value from the sample-and-hold circuit to the terminating load.

3 . The connecting circuit according to claim 1 , wherein the terminating load includes a plurality of terminating loads.

4 . The connecting circuit according to claim 1 , wherein

the signal delay circuit is connected in parallel with the frame detection circuit.

5 . The connecting circuit according to claim 1 , wherein

the transmission circuit includes a plurality of transmission circuits to which a plurality of data signals are input,

the termination load is provided for each of the plurality of transmission circuits,

the initial voltage value holding circuit includes

an inter-channel interpolation bias detection circuit configured to detect, as the initial voltage value, a signal of a low voltage among the plurality of input data signals, and

a voltage maintenance circuit configured to receive an output of the inter-channel interpolation bias detection circuit and apply the output to the terminating load.

6 . The connecting circuit according to claim 5 , wherein the inter-channel interpolation bias detection circuit includes

a plurality of diode circuits, and

a voltage source connected to an input of the voltage maintenance circuit via a resistor,

wherein each of the plurality of data signals is input to one end of each of the plurality of diode circuits, and

wherein the other end of each of the plurality of diode circuits is connected to the input of the voltage maintenance circuit.

7 . The connecting circuit according to claim 6 , wherein when the signal of the low voltage is input to one diode circuit among the plurality of diode circuits, the inter-channel interpolation bias detection circuit is configured to output the signal of the low voltage to the voltage maintenance circuit.

8 . A communication interface comprising the connecting circuit according to claim 1 .

9 . The connecting circuit according to claim 2 , wherein the terminating load includes a plurality of terminating loads.

10 . The connecting circuit according to claim 4 , wherein the terminating load includes a plurality of terminating loads.

11 . A communication interface comprising the connecting circuit according to claim 2 .

12 . A communication interface comprising the connecting circuit according to claim 3 .

13 . A communication interface comprising the connecting circuit according to claim 4 .

14 . A communication interface comprising the connecting circuit according to claim 5 .

15 . A communication interface comprising the connecting circuit according to claim 6 .

16 . A communication interface comprising the connecting circuit according to claim 7 .

Assignments (3)
CHANGE OF NAME Recorded Oct 7, 2025
From: NIPPON TELEGRAPH AN D TELEPHONE CORPORATION
To: NTT, INC.
Reel/Frame 073014/0979 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2023
From: MINOTANI, TADASHI; KISHI, TOSHIKI; TOBAYASHI, MASATOSHI; URABE, YOSHIKAZU
To: NIPPON TELEGRAPH AND TELEPHONE CORPORATION; NTT INNOVATIVE DEVICES CORPORATION
Reel/Frame 065885/0632 →
CHANGE OF NAME Recorded Dec 15, 2023
From: NTT ELECTRONICS CORPORATION
To: NTT INNOVATIVE DEVICES CORPORATION
Reel/Frame 066045/0695 →
Priority Claims (1)
JP 2021-051313 · Mar 25, 2021 · national
Continuity (1)
Related Publication 20240097948A1 · Mar 21, 2024
References Cited (7)
US 20160218854A1 · Chong · 2016 [cited by applicant]
US 20220082874A1 · Kaikkonen · 2022 [cited by examiner]
JP 2007267015A · 2007 [cited by applicant]
Goto, H., “Intel's packaging technology is quietly advancing in the chiplet race,” https://pc.watch.impress.co.jp/docs/column/kaigai/1227139.html, Dec. 27, 2019, 8 pages, as described in the Specification. [cited by applicant]
International Bureau, “Notification Concerning Transmittal of International Preliminary Report on Patentability (Chapter 1 of The Patent Cooperation Treaty),” International application No. PCT/JP2022/014485, Oct. 5, 202… [cited by applicant]
International Searching Authority, “Written Opinion of the International Searching Authority,” International application No. PCT/JP2022/014485, Jun. 21, 2022, 6 pages. [cited by applicant]
Japan Patent Office, “International Search Report,” International application No. PCT/JP2022/014485, Jun. 21, 2022, 5 pages. [cited by applicant]